

slide 3

What are the Load Signals?

ECE 120: Introduction to Computing

$MAR \leftarrow PC + off9$

Which registers change?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
LDI1	1	0	0	0	0	0	0
LDI2							
LDI3							
LDI4							
LDI5							

© 2016 Steven S. Lumetta. All rights reserved.





Wha So	What are the Bus Gating Signals? MAR ← PC + off9 So what are the bus gating signals?					Which Muxes are Which muxes matter? The three address	Second for LDI1?	
LDI1 LDI2 LDI3 LDI4 LDI5	GatePC 0	GateMDR 0	GateALU 0	Gate MARMUX 1		generation muxes (ADDR1MUX, ADDR2MUX, and MARMUX).		
ECE 120: Intro	duction to Computing	© 201	16 Steven S. Lumetta. All	l rights reserved.	slide 5	ECE 120: Introduction to Computing	© 2016 Steven S. Lumetta. All rights reserved.	slide 6





What are the Load Signals?

$MDR \leftarrow M[MAR]$

Which registers change?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
LDI1	1	0	0	0	0	0	0
LDI2	0	1	0	0	0	0	0
LDI3							
LDI4							
LDI5							

What are the Bus Gating Signals?

$MDR \leftarrow M[MAR]$

What are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
LDI1	0	0	0	1
LDI2	0	0	0	0
LDI3				
LDI4				
LDI5				

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 11

ECE 120: Introduction to Computing

What are the Mux Selection Signals?

$MDR \leftarrow M[MAR]$

What are the mux selection signals?

	PC MUX	DR MUX	SR1 MUX	ADDR1 MUX	ADDR2 MUX	MAR MUX
LDI1	xx	xx	xx	0	10	1
LDI2	xx	xx	xx	x	xx	x
LDI3						
LDI4						
LDI5						

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 13

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

What are the ALU and Memory Signals?

ALUK MIO.EN R.W

0

1

х

0

 $MDR \leftarrow M[MAR]$

What are the ALU and memory signals?

xx

xx

LDI1

LDI2

LDI3 LDI4 LDI5

slide 14

What are the Load Signals?

$MAR \leftarrow MDR$

Which registers change?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
LDI1	1	0	0	0	0	0	0
LDI2	0	1	0	0	0	0	0
LDI3	1	0	0	0	0	0	0
LDI4							
LDI5							

ECE 120: Introduction to Computing

DR<-MDR set CC

ECE 120: Introduction to Computing

Look at How Bits Must Move in the Datapath	What are the Bus Gating Signals?	
Let's look at the datapath.	MAR ← MDR What are the bus gating signals?	
$\mathbf{MAR} \leftarrow \mathbf{MDR}$	GatePC GateMDR GateALU Gate	
	LDI1 0 0 0 1	
	LDI2 0 0 0 0	
	LDI3 0 1 0 0	
	LDI4	
	LDI5	
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 17	ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 18	



What are the Mux Selection Signals?

$MAR \leftarrow MDR$

What are the mux selection signals?

	PC	DR	SR1	ADDR1	ADDR2	MAR
	MUX	MUX	MUX	MUX	MUX	MUX
LDI1	xx	хх	хх	0	10	1
LDI2	xx	xx	xx	x	xx	x
LDI3	xx	xx	xx	x	xx	x
LDI4						
LDI5						

ECE 120: Introduction to Computing

The LDI3 State Uses Neither the ALU nor Memory	What are the ALU and Memory Signals?			
Both the ALU and memory are unused.	MAR \leftarrow MDRWhat are the ALU and memory signals? $\boxed{\text{ALUK} \ MIO.EN \ R.W}$ $LDI1 \ xx \ 0 \ x$ $LDI2 \ xx \ 1 \ 0$ $LDI3 \ xx \ 0 \ x$ $LDI4 \ LDI5 \ u \ u \ u \ u \ u \ u \ u \ u \ u \ $			
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 21	ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 22			



		_		~	_
What	aro	tha	heol	Sign	aleʻ
vv 11au	are	UIIC	Lloau	DISI	and

$MDR \leftarrow M[MAR]$

Which registers change?

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC
LDI1	1	0	0	0	0	0	0
LDI2	0	1	0	0	0	0	0
LDI3	1	0	0	0	0	0	0
LDI4	0	1	0	0	0	0	0
LDI5							

ECE 120: Introduction to Computing

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb C}$ 2016 Steven S. Lumetta. All rights reserved.

What are the Bus Gating Signals?

$MDR \leftarrow M[MAR]$

What are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
LDI1	0	0	0	1
LDI2	0	0	0	0
LDI3	0	1	0	0
LDI4	0	0	0	0
LDI5				

What are the Mux Selection Signals?

$MDR \leftarrow M[MAR]$

What are the mux selection signals?

	PC	DR	SR1	ADDR1	ADDR2	MAR	
	MUX	MUX	MUX	MUX	MUX	MUX	
LDI1	xx	xx	xx	0	10	1	
LDI2	xx	xx xx		x	xx	x	
LDI3	xx	xx xx		x	xx	x	
LDI4	xx	xx	хх х		xx	x	
LDI5							

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 25

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 26



What are the Load Signals?								Look at How Bits Must Move in the Datapath
$\mathbf{DR} \leftarrow \mathbf{MDR}, \mathbf{set} \mathbf{CC}$								Let's look at the
	Which registers change?					?		datapath. $\frac{1}{2} \frac{1}{1000000000000000000000000000000000$
	LD.	LD.	LD.	LD.	LD.	LD.	LD.	
M	IAR	MDR	IR	BEN	REG	CC	PC	$\mathbf{DR} \leftarrow \mathbf{MDR}$
LDI1	1	0	0	0	0	0	0	
LDI2	0	1	0	0	0	0	0	set CC
LDI3	1	0	0	0	0	0	0	
LDI4	0	1	0	0	0	0	0	
LDI5	0	0	0	0	1	1	0	
ECE 120: Introduction t	to Computi	ng	C	2016 Steven S.	Lumetta. All r	ights reserv	ed.	slide 29 ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 30

What are the Bus Gating Signals?

$DR \leftarrow MDR$, set CC

What are the bus gating signals?

	GatePC	GateMDR	GateALU	Gate MARMUX
LDI1	0	0	0	1
LDI2	0	0	0	0
LDI3	0	1	0	0
LDI4	0	0	0	0
LDI5	0	1	0	0



Which muxes matter? Only DRMUX.

slide 32

ECE 120: Introduction to Computing

slide 31

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.



What are the ALU and Memory Signals?

$DR \leftarrow MDR$, set CC

What are the ALU and memory signals?

	ALUK	MIO.EN	R.W
LDI1	xx	0	x
LDI2	xx	1	0
LDI3	xx	0	x
LDI4	xx	1	0
LDI5	xx	0	x

Summary of Control Signals for LDI Execution

	LD. MAR	LD. MDR	LD. IR	LD. BEN	LD. REG	LD. CC	LD. PC		GatePC	GateMDR	GateA		Gate MARMUX	
LDI	. 1	0	0	0	0	0	0	LDI1	0	0	0		1	
LDI	2 0	1	0	0	0	0	0	LDI2	0	0	0		0	
LDIS	3 1	0	0	0	0	0	0	LDI3	0	1	0		0	
LDI	0	1	0	0	0	0	0	LDI4	0	0	0		0	
LDI	5 0	0	0	0	1	1	0	LDI5	0	1	0		0	
	PC MUX	DR MUX	SR1 MUX	ADD	R1 A	ADDR2 MUX	MAR MUX				ALUK	MIO.I	EN R.W	
LDI	xx	хх	xx	0		10	1			LDI1	xx	0	x	
LDI	xx	хх	xx	x		xx	x			LDI2	xx	1	0	
LDIS	3 xx	хх	хх	x		хх	x			LDI3	xx	0	x	
LDI	xx	xx	xx	x		xx	x			LDI4	xx	1	0	
LDI	j xx	00	xx	x		xx	x			LDI5	xx	0	x	

ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$ 2016 Steven S. Lumetta. All rights reserved.

slide 35

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.

slide 36