

How Can We Fetch and Perform a Load or a Store? Now think back to the instructions. The instructions are in memory. We need to use memory to fetch each instruction. You saw load and store instructions.	Break Instruction Processing into Steps Don't panic! There's nothing new here. For a peanut butter sandwich, we open the jar, then get the peanut butter out. To open a car, we press once to unlock the driver's door, and a second time for the other doors. We just need to break instruction processing
Each requires a memory operation. What should we do?!	We just need to break instruction processing into more than one step . The FSM will use a separate state for each step .
RCE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved slide 3	ECE 120: Introduction to Computing © 2016 Staven S. Lumetta. All rights reserved slide 4

Types of Activities for Processing Instructions	Focus on the Steps that are Always Needed
What kinds of things do we need to do?1. FETCH an instruction.2. DECODE it (look at the opcode).3. EVALUATE ADDRESS to calculate the address of any memory access.4. FETCH OPERANDS from the register file.5. EXECUTE the operation requested.6. STORE RESULT back to the register file or to memory.	 Don't worry too much about the categories. Each instruction requires a specific set of steps for execution on a datapath. What steps are required depends on the datapath. We will look more carefully at the P&P datapath in a few weeks (see Notes Sec. 4.1). For now, let's focus on the parts that always happen: FETCH and DECODE.
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 5	ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 6



Building Backwards from Our Goal: Instruction Bits in IR	Building Backwards from Our Goal: Instruction Bits in IR
So the last step in fetch is the following:	Here's the end of our FETCH sequence:
$IR \leftarrow MDR$	state N: MDR \leftarrow M[MAR]
and the previous step fills MDR .	state N + 1: IR \leftarrow MDR
In other words, we perform a read operation.	
But what is the address for a read?	How do we set MAR?
Memory must use the MAR . Thus	Let's go back to the datapath.
$MDR \leftarrow M[MAR]$	
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 9	ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 10



© 2016 Steven S. Lumetta. All rights reserved.

Copy PC into MAR Across the Bus Increment PC in the Same Cycle In the same cycle, let's **add 1 to PC**. Where is the next instruction? Then **PC will point to** the instruction In the **PC**. So we need to **copy** after the one we have fetched (the PC to the MAR. 18.0 new "next" How? instruction). We can do so (Note that incrementing PC does not use the bus.) across the bus. slide 11 slide 12 ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved.





In the Second State of FETCH ... (Control Signals)









A Closing Thought on the FSM

Think back to the start of class.

If I had asked you: **how many bits do you need to control a computer?**

Because I couldn't have asked, "How many bits of state do you need for the (high-level) FSM?

What would you have guessed?

For Patt and Patel's microarchitecture, **the answer is 6 bits**.

I think that's pretty amazing.