University of Illinois at Urbana-Champaign
Dept. of Electrical and Computer Engineering
ECE 120: Introduction to Computing

From FSM to Computer

## Find the Minimum Value Among Ten Integers

```
int values[10]; What does
int idx; this mean?
int min = values[0];
for (idx = 1; 10 > idx;
    idx = idx + 1) {
    if (min > values[idx]) {
        min = values[idx];
    }
}
```


## This Declaration Creates an Array of Ten Integers

## int values[10]; What does <br> this mean?

The variable declaration above creates ten 32-bit 2's complement numbers (ten ints).

- Such a group is called an array,
- and the declaration names
this particular group "values".
- Individual ints are then called values [0] through values [9].
An array is the software analogue of a memory.


## The Array "Address" is Specified within Brackets

```
int values[10]; The first array
int idx;
int min = values[0];
element is used
                                here.
```

for (idx $=1 ; 10>i d x ;$
idx $=1 d x+1)$ \{
if (min > values[idx]) \{
$\min =$ values[idx];
\}
\}
Which element is accessed here
depends on the value of variable idx.

## How Does the Code Work?

```
int values[10]; These values must
int idx;
int min = values[0];
for (idx = 1; 10 > idx;
    idx = idx + 1) {
        if (min > values[idx]) {
        min = values[idx];
        } The variable min is initialized to the
        value of the first of the ten integers.
```

ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved.
slide

## How Does the Code Work?

```
int values[10]; idx ranges from
int idx; 1 to 9 in the for loop.
int min = values[0];
for (idx = 1; 10 > idx;
    idx = idx + 1) {
    if (min > values[idx]) {
            min = values[idx];
    }
}
```

```
int values[10];
int idx;
int min = values[0];
for (idx = 1; 10 > idx;
        idx = idx + 1) {
        if (min > values[idx]) { draw
            min = values[idx]; a flow
        }
```

\}
When loop ends, min holds the minimum integer.
ECE 120: Introduction to Computing $\quad \bigcirc 2016$ Steven S. Lumetta. All rights reserved.

## Flow Chart with Colors by Statement



## What Components Do We Need?

Now, let's think about how to turn
the code/flow chart into an FSM.
What components should we use ...
-... for the array? a memory
-... for other variables? registers/

## counters

© for the if statement
$($ min $>$ values $[i d x])$ ?
Let's use a serial comparator (to again illustrate hierarchy in an FSM).
So we also need shift registers to feed it bits, and a counter to keep track of its progress.

ECE 120: Introduction to Computing
© 2016 Steven S. Lumetta. All rights reserved.
lide 9

## FSM States Must Execute in a Fixed Number of Cycles

We have to implement each high-level FSM state in a fixed number of cycles (or at least a controllable number of cycles).
Simple components imply more cycles (slower, but smaller).
Complex components reduce the number of states needed (larger, but may be faster). For example, if we design a 10 -operand comparator, our task is fairly simple!

## Choice of Components Affects the FSM Design

How we select components affects

- how we choose FSM states, and
- how the FSM moves between those states.

That's why we started by thinking about components.
In a real design process, one goes back and forth, tuning components to FSM, and tuning FSM to components.

## We Can Sometimes Merge Several Boxes into One State

So how do we pick states?
Break the flow chart into pieces.
Not every flow chart box becomes a state.
For example, in our flow chart, we can

- Initialize min
- Initialize idx, and
- Perform the first comparison ( $10>1$ )
all in one cycle!


## The First FSM State is INIT



## We Can Predicate Execution with Logic

Predication means that something happens only under certain conditions.
For example: If you give me an apple, I will give you a peach.
When our comparator is done, we can

- use the comparator output to determine whether min copies values [idx], and
- increment idx
in the same cycle.


## Sometimes the FSM Just Needs to Wait

How can we use our FSM?
Other logic must control the FSM.
Using the FSM works as follows:

1. Fill the memory with ten integers.
2. Execute the FSM "code."
3. Read out the answer.

Let's

- create a state for the FSM
to occupy during steps 1 and 3 , and
- create a START input to begin Step 2.


## Some Flow Chart Boxes May Require Multiple States

What's left? Just the if statement.
Sometimes

- we may need more than one state
- to implement a simple step in the flow chart.

Our serial comparator

- takes bits from two shift registers, A and B,
- and uses a counter to measure 32 cycles.

We need to prepare $\mathbf{A}, \mathbf{B}$, and the counter for the comparison!

## The Third FSM State is for Waiting



ECE 120: Introduction to Computing
O 2016 Steven S. Lumetta. All rights reserved
slide 18

## Comparison Becomes Two High-Level States



Redraw the Abstract State Transition Diagram


ECE 120: Introduction to Computing
© 2016 Steven S. Lumetta. All rights reserved

## IDX is a Binary Counter with CNT and RST Inputs

Let's think again about the components.
idx is a 32-bit 2's complement

value

- used to count from 0 to 9 , so
- let's use a 4-bit binary counter, IDX.

In COPY, we increment IDX.
Let's use a CNT input to control the counting.
If we reset the counter to 0 in WAIT,

- it can count to 1 in INIT,
- but we need a reset input, RST.


## The Memory VALUES Can Use IDX as ADDR Input

## values

- ten 32-bit 2's complement values, so
- let's use a $16 \times 32$-bit memory, VALUES.

Notice that

- we only read from memory, and
- we always read values[idx].

So we can

- make the memory always read,*

- and connect the IDX counter to ADDR.
*Whatever logic controls the FSM will have
to override this simplification, of course.


## MIN Only Needs to Load ARRAY[IDX]

min is a 32 -bit 2 's complement value

- used to store the current minimum
- let's use a 32-bit register, MIN.

Load input LD controls changes to MIN.
In COPY, we load VALUES[IDX] into MIN.
In INIT, we load VALUES[0] into MIN.
But in INIT, IDX is 0 !
So we connect VALUES' data output to MIN's data input.


## Shift Registers A and B Need Parallel Load Control LD

What about the shift registers A and B?
In PREP, we set A to MIN and B to VALUES[IDX].
We need LD inputs on both A and B to enable parallel load.
But the parallel load inputs can be wired directly

- from MIN to A, and
- from VALUES' data output to B.


ECE 120: Introduction to Computing

## Use a Binary Counter to Control the Comparator

Finally, we need a counter to drive the serial comparator for 32 cycles.
Let's use a 5 -bit binary counter, CNT.
To reset the counter, use a reset input, RST.
Comparator has an F / "first bit" input.
CNT should generate a zero output Z.


The Datapath Consists of the Interconnected Components
Let's take a look at the components.
This figure shows the datapath for our FSM.


## The FSM Delivers Control Signals to the Datapath

How does the datapath relate to the FSM?
Not all signals into the datapath are fixed.
Remaining input signals to the components in the datapath are called control signals.
Control signals are outputs of the FSM.
Using these signals, each state of the FSM causes the elements of the datapath to perform actions associated with the state.

## Our Datapath Has Six Control Signals

## IDX.RST

IDX.CNT
MIN.LD
A.LD
B.LD

CNT.RST


CEE

## FSM State Transitions Use Datapath Outputs

The datapath also produces output signals that affect FSM state transitions.
Our datapath has three such signals:
DONE the last loop iteration has finished
LAST raised in the last cycle of serial comparison
THEN a new minimum value has been found ( $\mathrm{A}>\mathrm{B}$ )
These signals are inputs to the FSM.

## Our Datapath Produces Three Outputs for the FSM

For our FSM, the datapath outputs are produced using simple logic.

The THEN output depends on the representation used by the comparator; Z1 means $\mathbf{A}>\mathbf{B}$.


ECE 120: Introduction to Computing

## RTL Describes How Bits Move from Register to Register

| state | actions (simultaneous) | condition | next state |
| :---: | :---: | :---: | :---: |
| WAIT |  |  |  |

Let's make an abstract next state table.
We'll use register transfer language (RTL)
notation to describe the state's actions on the datapath.
RTL describes how bits move from register to register.
Start with the WAIT state.

ECE 120: Introduction to Computing

## What Happens in the WAIT State?



ECE 120: Introduction to Computing $\quad \bigcirc 2016$ Steven S. Lumetta. All rights reserved.
slide 34

## Write the Information for WAIT

| state | actions (simultaneous) | condition | next state |
| :---: | :--- | :---: | :---: |
| WAIT | IDX $\leftarrow 0$ | START | INIT |
|  |  | START | WAIT |

The WAIT state sets IDX to 0 .
In RTL, we write "IDX $\leftarrow \mathbf{0}$ " to indicate
that the register IDX is filled with the
value 0 (all 0 bits).
What about the next state(s)?
On START, move to INIT.
Otherwise, stay in WAIT.

## What Happens in the INIT State?



INIT performs two actions:

- copy VALUES[0] to MIN,
- and set IDX to 1 (actually by setting IDX to IDX + 1).
The FSM always moves from INIT to PREP.


## Write the Information for INIT

| state | actions (simultaneous) | condition | next state |
| :---: | :--- | :---: | :---: |
| WAIT | IDX $\leftarrow 0$ | START <br> START | INIT <br> WAIT |
| INIT | MIN $\leftarrow$ VALUES[IDX] <br> IDX $\leftarrow$ IDX +1 | (always) | PREP |

IMPORTANT: The order of actions here does not matter! INIT does two things.
Unlike languages like C, RTL actions for a state occur in parallel, in the same cycle.
After INIT, the FSM moves to PREP.

## What Happens in the PREP State?



ECE 120: Introduction to Computing

## Write the Information for PREP

| state | actions (simultaneous) | condition | next state |
| :---: | :--- | :---: | :---: |
| WAIT | IDX $\leftarrow \mathbf{0}$ | START <br> START | INIT <br> WAIT |
| INIT | MIN $\leftarrow$ VALUES[IDX] <br> IDX $\leftarrow$ IDX +1 | (always) | PREP |
| PREP | A $\leftarrow$ MIN <br> B VALUES[IDX] <br> CNT $\leftarrow \mathbf{0}$ | (always) | COMPARE |

Again, RTL actions occur in parallel,
all in one cycle.

## What Happens in the COMPARE State?



## Write the Information for COMPARE

| state | actions (simultaneous) | condition | next state |
| :---: | :--- | :---: | :---: |
| WAIT | IDX $\leftarrow \mathbf{0}$ | START <br> START | INIT <br> WAIT |
| INIT | MIN $\leftarrow$ VALUES[IDX] <br> IDX $\leftarrow$ IDX + 1 | (always) | PREP |
| PREP | A $\leftarrow$ MIN <br> B VALUES[IDX] <br> CNT $\leftarrow 0$ | (always) | COMPARE |
| COMPARE | run serial comparator | LAST <br> LAST | COPY <br> COMPARE |

What are the next states?

## What Happens in the COPY State?



## Write the Information for COPY

| state | actions (simultaneous) | condition | next state |
| :---: | :--- | :---: | :---: |
| WAIT | IDX $\leftarrow 0$ | START <br> START | INIT <br> WAIT |
| INIT | MIN $\leftarrow$ VALUES[IDX] <br> IDX $\leftarrow$ IDX + 1 | (always) | PREP |
| PREP | A $\leftarrow$ MIN <br> B $\leftarrow$ VALUES[IDX] <br> CNT $\leftarrow 0$ | (always) | COMPARE |
| COMPARE | run serial comparator | LAST <br> LAST | COPY <br> COMPARE |
| COPY | THEN: MIN $\leftarrow$ VALUES[IDX] <br> IDX $\leftarrow$ IDX +1 | DONE <br> DONE' | WAIT <br> PREP |

## Use a One-Hot Encoding to Represent States

## It's time for...

## bits!

What representation should we use?
How many bits do we need (5 states)?

$$
\begin{aligned}
& \text { Only } 3 \text { bits? } \\
& \text { Let's use } 5 .
\end{aligned}
$$

Let's use a one-hot encoding: each state has exactly one 1 bit.
You'll see why soon.

Fill in the Table of FSM Outputs Based on RTL
WAIT state: IDX $\leftarrow 0$.
What are the control signals?

| state | $\mathrm{S}_{4} \mathrm{~S}_{3} \mathrm{~S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$ | $\begin{aligned} & \text { IDX. } \\ & \text { RST } \end{aligned}$ | $\begin{array}{\|l} \hline \text { IDX. } \\ \text { CNT } \\ \hline \end{array}$ | $\begin{gathered} \hline \text { MIN. } \\ \text { LD } \end{gathered}$ | $\begin{array}{\|l} \hline \text { A. } \\ \text { LD } \end{array}$ | $\begin{gathered} \hline \text { B. } \\ \text { LD } \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { CNT. } \\ \text { RST } \\ \hline \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAIT | 10000 | 1 | 0 | 0 | 0 | 0 | 0 |
| INIT | 01000 |  | Just set the other register inputs to 0 instead of don't care. |  |  |  |  |
| PREP | 00100 |  |  |  |  |  |  |
| COMPARE | 00010 |  |  |  |  |  |  |
| COPY | 00001 |  |  |  |  |  |  |

Fill in the Table of FSM Outputs Based on RTL
PREP state:
A $\leftarrow$ MIN, $\mathrm{B} \leftarrow$ VALUES[IDX], CNT $\leftarrow 0$.

| state | $\mathbf{S}_{4} \mathbf{S}_{3} \mathbf{S}_{2} \mathbf{S}_{\mathbf{1}} \mathbf{S}_{\mathbf{0}}$ | IDX. <br> RST | IDX. <br> CNT | MIN. <br> LD | A. <br> LD | B. <br> LD | CNT. <br> RST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAIT | 10000 | 1 | 0 | 0 | 0 | 0 | 0 |
| INIT | 01000 | 0 | 1 | 1 | 0 | 0 | 0 |
| PREP | 00100 | 0 | 0 | 0 | 1 | 1 | 1 |
| COMPARE | 00010 |  |  |  |  |  |  |
| COPY | 00001 |  |  |  |  |  |  |

Fill in the Table of FSM Outputs Based on RTL
COMPARE state: no RTL.

| state | $\mathbf{S}_{4} \mathbf{S}_{3} \mathbf{S}_{2} \mathbf{S}_{\mathbf{1}} \mathbf{S}_{\mathbf{0}}$ | IDX. <br> RST | IDX. <br> CNT | MIN. <br> LD | A. <br> LD | B. <br> LD | CNT. <br> RST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAIT | 10000 | 1 | 0 | 0 | 0 | 0 | 0 |
| INIT | 01000 | 0 | 1 | 1 | 0 | 0 | 0 |
| PREP | 00100 | 0 | 0 | 0 | 1 | 1 | 1 |
| COMPARE | 00010 | 0 | 0 | 0 | 0 | 0 | 0 |
| COPY | 00001 |  |  |  |  |  |  |

Fill in the Table of FSM Outputs Based on RTL
COPY state: IDX $\leftarrow$ IDX + 1,
THEN: MIN $\leftarrow$ VALUES[IDX].

| state | $\mathbf{S}_{4} \mathbf{S}_{3} \mathbf{S}_{\mathbf{2}} \mathbf{S}_{\mathbf{1}} \mathbf{S}_{\mathbf{0}}$ | IDXX. <br> RST | IDX. <br> CNT | MIN. <br> LD | A. <br> LD | B. <br> LD | CNT. <br> RST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAIT | 10000 | 1 | 0 | 0 | 0 | 0 | 0 |
| INIT | 01000 | 0 | 1 | 1 | 0 | 0 | 0 |
| PREP | 00100 | 0 | 0 | 0 | 1 | 1 | 1 |
| COMPARE | 00010 | 0 | 0 | 0 | 0 | 0 | 0 |
| COPY | 00001 | 0 | 1 | THEN | 0 | 0 | 0 |

We Need Expressions for the Control Signals

IDX.RST $=\mathrm{S}_{4}$
IDX.CNT $=\mathrm{S}_{3}+\mathrm{S}_{0}$
MIN.LD $=\mathrm{S}_{3}+$ THEN $\cdot \mathrm{S}_{0} \quad$ (others) $=\mathrm{S}_{2}$

| state | $\mathbf{S}_{4} \mathbf{S}_{3} \mathbf{S}_{\mathbf{2}} \mathbf{S}_{\mathbf{1}} \mathbf{S}_{\mathbf{0}}$ | IDX. <br> RST | IDX. <br> CNT | MIN. <br> LD | A. <br> LD | B. <br> LD | CNT. <br> RST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAIT | 10000 | 1 | 0 | 0 | 0 | 0 | 0 |
| INIT | 01000 | 0 | 1 | 1 | 0 | 0 | 0 |
| PREP | 00100 | 0 | 0 | 0 | 1 | 1 | 1 |
| COMPARE | 00010 | 0 | 0 | 0 | 0 | 0 | 0 |
| COPY | 00001 | 0 | 1 | THEN | 0 | 0 | 0 |

## We Need Expressions for the Control Signals

Now we can see the value of our one-hot state encoding. Express IDX.RST.

Quickly now!

| state | $\mathbf{S}_{4} \mathbf{S}_{3} \mathbf{S}_{2} \mathbf{S}_{\mathbf{1}} \mathbf{S}_{\mathbf{0}}$ | IDX. <br> RST | IDX. <br> CNT | MIN. <br> LD | A. <br> LD | B. <br> LD | CNT. <br> RST |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WAIT | 10000 | 1 | 0 | 0 | 0 | 0 | 0 |
| INIT | 01000 | 0 | 1 | 1 | 0 | 0 | 0 |
| PREP | 00100 | 0 | 0 | 0 | 1 | 1 | 1 |
| COMPARE | 00010 | 0 | 0 | 0 | 0 | 0 | 0 |
| COPY | 00001 | 0 | 1 | THEN | 0 | 0 | 0 |

## And Expressions for Next-State Logic

Expressions for next-state logic are similarly trivial.
However, must look at incoming arcs to write them.

## Look at the Incoming Arcs for WAIT

WAIT stays in WAIT on START'


ECE 120: Introduction to Computing
O 2016 Steven S. Lumetta. All rights reserved
de 53

## Look at the Incoming Arcs for COPY



ECE 120: Introduction to Computing
2016-2018 Steven S. Lumetta. All rights reserve
slide 54

## Look at the Incoming Arcs for PREP

PREP comes from INIT,


## Look at the Incoming Arcs for COMPARE



ECE 120: Introduction to Computing
© 2016 Steven S. Lumetta. All rights reserved.
slide 5

## Look at the Incoming Arcs for COPY



## If We Generalize the Instructions, We Have a Computer!

What if, instead, we design an FSM to execute some number of different statements.
We can use a datapath to manage bits.
We can use memory to give the FSM instructions as to what it should do (in terms of the FSM's built-in statements).
We can use sequences of FSM states to execute each instruction.

That's a computer!

