

FSM Designs Also Allow Use of Abstraction	Let's Extend Our Keyless Entry FSM
The same holds for FSMs:	As you may recall, our FSM design only
• one can always design every state,	reacted to user input (the ULP buttons).
• but often we want to organize	For example,
an FSM hierarchically ,	• if a user pushes the panic button P ,
• and analyze states in groups	• and then does nothing more,
rather than individually.	• the FSM stays in the ALARM state,
We can use both combinational logic	• and the alarm sounds forever
components and sequential logic	(until the car battery dies).
components such as registers and shift	Let's modify the design to make the FSM
registers to simplify the design task.	turn the alarm off after some time.

ECE 120: Introduction to Computing

A Quick Review of I/O for Keyless Entry	Also Review the State Table
Outputs are as follows: D driver door; 1 means unlocked R remaining doors; 1 means unlocked	The state table below gives the state IDs and the outputs for each state.
 A alarm; 1 means alarm is sounding And inputs are as follows: U unlock button; 1 means it's been pressed L lock button; 1 means it's been pressed P panic button; 1 means it's been pressed 	meaningstate S_1S_0 DRAvehicle lockedLOCKED00000driver door unlockedDRIVER10100all doors unlockedUNLOCKED11110alarm soundingALARM01001
ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 5	ECE 120: Introduction to Computing © 2016 Steven S. Lumetta. All rights reserved. slide 6



Start by Extending the Abstract Model

So what exactly do we want to change?

After a user turns on the alarm, the FSM should start measuring time.

Once a certain amount of time has passed, the FSM should turn off the alarm.

In what unit can an FSM measure time?

In clock cycles.

What component can we use? A counter.



How Big is the Counter?

The number of bits in the counter depends on **T**, which in turn depends on the clock speed.

For example,

- if we want a **5-minute timeout** (**300 seconds**),
- $^{\circ}$ and the clock speed is 16 MHz (1.6 × 10⁷ cycles / second),

• we need
$$T = 4.8 \times 10^9$$
 cycles,

• and a **33-bit counter**.

The Counter Bits are FSM State

Let's use the counter bits (denoted **timer**) to split the **ALARM** states into many states.

Whenever the user turns on the ALARM, the system will enter the ALARM(0) state by setting **timer = T** - 1 (by setting **LD = 1**).

Then the counter counts down...



Replicate Outgoing Arcs

We replicate outgoing arcs from ALARM.

So each of the states below has an arc labeled **ULP=x10** to the **LOCKED** state.



Time for Some Design Decisions

What if the user pushes panic (P)? Just keep counting? Or reset the timer? Let's reset the timer. So all transitions with ULP=xx1 (not shown) enter ALARM(0).







Simplify the Implementation with a Mux 2. Move from ALARM to LOCKED when $Z = 1$. ALARM is $S_1S_0 = 01$. LOCKED is $S_1S_0 = 00$.	Calculating the Mux Select is the Hardest Part What controls the mux select? We want to force the ALARM to LOCKED transition when • The system is in ALARM (S ₁ S ₀ = 01), • AND ULP = x00,
So we only need to change S ₀ ⁺ . How?	\circ AND Z = 1.
Let's use a mux : ◦ the 0 input comes from the original S ⁺ ₀ logic. ◦ the 1 input is 0 (to reach S ₁ S ₀ = 00).	So the mux select signal is S_1 ' S_0 L'P'Z. But if we press L, we also move to LOCKED. So we can simplify to S_1 ' S_0 P'Z.



