

# Add an Input to Control Changing a Register's Bits

A flip-flop stores a new bit every cycle.

With registers, we want to control when the bits change value.

So we add a LOAD (or LD) input.

When LOAD = 1 on a rising clock edge, the register stores a new set of bits.

When LOAD = 0, the register retains its currently stored bits.

### Clock Gating Uses Extra Gates to Hide the Clock Signal

How should we implement the **LOAD** input?

The approach below may seem attractive.

It's called **clock gating**.

Generally, you should avoid this technique.







So the question remains: How should we implement the LOAD input?

Use a mux!



# A 1-Bit Register with a LOAD Input

The design below is a **1-bit register**. **How can we create an N-bit register?** Use this design as a bit slice.



ECE 120: Introduction to Computing

 $\ensuremath{\mathbb{C}}$  2016 Steven S. Lumetta. All rights reserved

slide 7

ECE 120: Introduction to Computing

© 2016 Steven S. Lumetta. All rights reserved.



### A Shift Register Shifts Bits from Flip-Flop to Flip-Flop

If we need to load registers one bit at a time, we can construct a **shift register**, as shown below (this one is a **right shift register**).

In every cycle, bits shift in from serial input **SI** and shift out through serial output **SO**.



## Simple Shift Registers Have Many Applications

For example, optical networks can transmit bits at rates above  $100 \times 10^9$  / second (100 Gbps), but CMOS clock speeds rarely exceed 4-5 GHz.

#### **Description** (and serialization, SERDES) can be done with shift registers: • shift into a 25-bit shift register at

100 GHz,

• then read 25 bits out in parallel at 4 GHz.

## Shift Registers Provide Fixed Delay

My postdoc is currently working on acceleration of a particular code for computational genomics.

Data arrive from memory in a block (in a single cycle), but different parts of the data are needed in different cycles.

Solution? Use shift registers to deliver each part of the data to the computation elements in the correct cycle.

ECE 120: Introduction to Computing

slide 11

ECE 120: Introduction to Computing



Many Options for the Design of Shift Registers	We Can Combine Several Types
<ul> <li>direction (meaningful for some representations):</li> <li>right: from most significant bit (MSB) to least significant bit (LSB)</li> <li>left: from LSB to MSB.</li> <li>boundaries: how to manage serial input</li> <li>exposed: input signal for serial input SI</li> <li>logical: shift in 0s (serial input)</li> <li>arithmetic: shift based on representation</li> <li>cyclic: connect SO back to SI, possibly through another register (allows building of bigger shifts from smaller ones).</li> </ul>	But we don't have to pick one design.Let's build one register that performs one of four distinct operations based on control inputs $C_1C_0$ .For example $C_1C_0$ Mow can we build it? $00$ retain current value10shift left (low to high)I0load new value (from $IN_i$ )11shift right (high to low)
POP 100 Liter to Connection 20010 Channel Line atte All eights around dide 15	POP 100. Leter her for the Original States of Channel All rights are small



Each bit of the register uses a **4-to-1 mux**.

