Homework 11

Homework 11 is due on Wednesday, April 29, at the start of the lecture. Remember to include your *Discussions section* (e.g. ED1) and follow the complete Homework submission guidelines.

Please ask all questions about this assignment during the office hours, or post them on piazza.

The Von Neumann Model; LC-3 ISA and binary machine language

1. Modified LC-3

Imagine that we change LC-3 memory to contain 1MB of byte-addressable memory. In other words, 2²⁰ addresses, each holding 8 bits. Instructions remain as 16 bits (so now each instruction takes two consecutive memory locations).

- 1. How many bits are now needed for the PC?
- 2. How many bits are now needed for the IR?
- 3. How many bits are now needed for the MAR?
- 4. How many bits are now needed for the MDR?
- 5. Is instruction fetch faster, slower, or unaffected? Explain your answer

2. New ISA

The chief architect in charge of designing your company's new processor has drafted an ISA that includes many operations: ADD, SUBTRACT, XOR, XNOR, AND, NAND, OR, NOR, and NOT. The total number of opcodes (including operations, data movement, and control flow) is 19. The chief architect suggests having 15 registers in the register file. Instructions that require three register operands then need **ceiling [log₂ (19 × 15 × 15)] = 16** bits.

In a few sentences, explain to the chief architect why eliminating a few of the opcodes and allowing 16 registers is a better choice in terms of the microarchitecture. For credit, your response must also allow for 16-bit instructions. Be specific about which opcodes should be eliminated.

3. Patt and Patel 5.6

Do problem 5.6 from Patt and Patel. Assume that the BUSYNESS vector contains bits for 16 machines instead of the 8 discussed in Section 2.7.1. Note that your instructions must be encoded into bits.

4. Patt and Patel 5.24

Do problem 5.24 from Patt and Patel.

5. XOR in LC-3 binary code

Write a sequence of LC-3 instructions (in bits) to set R0 equal to R1 XOR R2. Assume that values have already been placed into R1 and R2 for you. You may not change the values of any other registers (only R0, R1, and R2). Include RTL or assembly comments explaining the action of each binary instruction. *Hints: You MAY change R1 and R2. You should only need eight instructions.*

6. Code analysis I

The following LC-3 instructions execute starting from the point shown by the comment.

After the code reaches the end of the code (the last comment), what bits are held in R3? And in R4? And in R5? If you cannot know the bits held, explain why.

7. Code analysis II

The following LC-3 instructions execute starting from the point shown by the comment. "Location D" in this problem refers to a location in memory that precedes the first instruction to be executed. E.g., if instruction "0010 001 11111110" is located in memory at address x3001, then "location D" refers to address x3000.

After the code reaches the end of the code (the last comment), what bits are held in R1? And in R3? And in memory location D? If you cannot know the bits held, explain why.

8. Code analysis III

The following LC-3 instructions execute starting from the point shown by the comment.

```
0000 0000 0000 0110 ; this is location D
0000 0000 0000 0111 ; this is location D + 1
; start LC-3 execution here
0010 001 111111101
0010 010 111111101
0101 011 100 1 00000
0001 011 001 0 00 011
0000 001 111111101
1110 100 11111101
1110 100 111110111
0111 011 100 000001
; end LC-3 execution here
```

After the code reaches the end of the code (the last comment), what bits are held in R1? And in R2? And in R3? And in R4? And in memory location D? And in memory location D + 1? If you cannot know the bits held, explain why.

9. Code analysis IV

The following LC-3 instructions execute starting from the point shown by the comment.

After the code reaches the end of the code (the last comment), what bits are held in R2? And in R3? And in R5? And in memory location D? If you cannot know the bits held, explain why.