

## ECE 198JL Third Midterm Exam Spring 2014

Tuesday, November 11<sup>th</sup>, 2014

Name: _____	NetID: _____
Discussion Section:	
9:00 AM	<input type="checkbox"/> JDA
10:00 AM	<input type="checkbox"/> JD1 <input type="checkbox"/> JD3
11:00 AM	<input type="checkbox"/> JD2
12:00 PM	<input type="checkbox"/> JD7
1:00 PM	<input type="checkbox"/> JD9 <input type="checkbox"/> JD4
2:00 PM	<input type="checkbox"/> JDB <input type="checkbox"/> JD5
3:00 PM	<input type="checkbox"/> JDC <input type="checkbox"/> JD6
4:00 PM	<input type="checkbox"/> JD8

- **Be sure your exam booklet has 10 pages.**
- **Write your name and lab section on the first page.**
- **Do not tear the exam booklet apart; you may only detach the last page.**
- **We have provided a scratch sheet as the last page.**  
If you need more, you may use the backs of pages.
- **This is a closed book exam. You may not use a calculator.**
- **You are allowed one handwritten 8.5 x 11" sheet of notes.**
- **Absolutely no interaction between students is allowed.**
- **Clearly indicate any assumptions that you make.**
- **The questions are not weighted equally. Budget your time accordingly.**
- **Don't panic, and good luck!**


Problem 1	15 points:	_____
Problem 2	10 points:	_____
Problem 3	20 points:	_____
Problem 4	30 points:	_____
Problem 5	15 points:	_____
Problem 6	10 points:	_____

---

Total	100 points:	_____
-------	-------------	-------

**Problem 1 (15 points): Synchronous Counter**

In this problem, you must design a 3-bit synchronous counter that counts in the sequence shown below.



1. (8 points) The current state of the counter is denoted  $S_2S_1S_0$ . Fill in the K-maps for  $S_2^+$ ,  $S_1^+$ , and  $S_0^+$ , using don't cares when possible.

$S_2^+$		$S_2S_1$			
		00	01	11	10
$S_0$	0	X	0	0	X
	1	X	1	1	X

		$S_2S_1$			
		00	01	11	10
$S_1^+$	0	X	1	1	X
	1	X	1	1	X

		$S_2S_1$			
		00	01	11	10
$S_0^+$	0	X	1	0	X
	1	X	1	0	X

2. (3 points) Write minimal SOP Boolean expressions for  $S_2^+$ ,  $S_1^+$ , and  $S_0^+$ . Use the area heuristic discussed in class (number of literals + number of operations) to minimize your expressions.


$S_2^+ = \underline{\text{color:red}} S_0 \underline{\text{color:red}}$  ;  $S_1^+ = \underline{\text{color:red}} 1 \underline{\text{color:red}}$  ;  $S_0^+ = \underline{\text{color:red}} S_2' \underline{\text{color:red}}$

3. (4 points) Does the counter always converge to the desired sequence, regardless of its initial state? Explain - and be specific to *your solution*.

Yes because 000->011, 001->111, 100->010, 101->110

**Problem 2 (10 points): FSM Next-State Analysis**


Shown below is an implementation of an FSM with input T and output Z. Complete the next-state table below.



$S_1$	$S_0$	T	$S_1^+$	$S_0^+$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

**Problem 3 (20 points): Memory**

Your lab partner wants to build a 64×16-bit RAM using 32×8-bit RAM chips (shown to the right). As indicated in the figure, the output Q of the 32x8 RAM chips is gated with tri-state buffers, so more than one chip's output can be connected together safely provided that only one of the connected chips has CS=1 (chip select).



You have the four 32×8-bit chips that you need, but you only have a 2-to-4 decoder with enable. Your 64×16-bit RAM must have external signals Address, DataIn, DataOut, ChipSelect, and WriteEnable.

1. (5 points) How many bits wide should each external signal for 64×16-bit RAM be?

Address   6        DataIn  16       DataOut  16   
 ChipSelect   1       WriteEnable   1 

2. (15 points) Indicate which external signals or decoder outputs should be connected to each of the component signals to implement your 64×16-bit RAM. Decoder outputs are named D0, D1, D2, and D3. Be sure to indicate which bits of which signal must be connected (for example, Address[3:0] or DataIn[12:5]) if the signal has more than one bit.

**2-to-4 Decoder**

Select1   Address[5]    
 Select0   Address[5]    
 Enable   CS  

**32x8 RAM Chip 1**

A   Address[4:0]    
 D   DataIn[15:8]    
 CS   D0    
 WE   WriteEnable    
 Q   DataOut[15:8]  

**32x8 RAM Chip 2**

A   Address[4:0]    
 D   DataIn[7:0]    
 CS   D0    
 WE   WriteEnable    
 Q   DataOut[7:0]  

**32x8 RAM Chip 3**

A   Address[4:0]    
 D   DataIn[15:8]    
 CS   D3    
 WE   WriteEnable    
 Q   DataOut[15:8]  

**32x8 RAM Chip 4**

A   Address[4:0]    
 D   DataIn[7:0]    
 CS   D3    
 WE   WriteEnable    
 Q   DataOut[7:0]


**Problem 4 (30 points): FSM Analysis, Implementation, and Extension**

The FSM described here controls two traffic lights at the intersection of roads A and B. FSM inputs are supplied by two traffic sensors,  $T_A$  and  $T_B$ , which are high (1) when traffic is detected on the corresponding road. FSM outputs are light signals  $L_A$  and  $L_B$  that control the intersection light according to the table show to the right. The next-state table is shown below.

Light	L encoding
Green	00
Yellow	01
Red	10

Current State		Input signals		Next state		Outputs for the current state	
$S_1$	$S_0$	$T_A$	$T_B$	$S_1^+$	$S_0^+$	$L_A[1:0]$	$L_B[1:0]$
0	0	0	x	0	1	Green	Red
0	0	1	x	0	0		
0	1	X	x	1	0	Yellow	Red
1	0	X	0	1	1	Red	Green
1	0	X	1	1	0		
1	1	X	x	0	0	Red	Yellow

1. (9 points) Draw a state transition diagram for the FSM, labeling states and arcs as shown.



2. (8 points) Write minimal SOP Boolean expressions for next-state and output logic. Use the area heuristic discussed in class (number of literals + number of operations) to minimize your expressions.

$S_1^+ = \underline{\underline{S_1'S_0 + S_1S_0'}}$

$S_0^+ = \underline{\underline{S_1'S_0'T_A + S_1S_0'T_B}}$


$L_A[1] = \underline{\underline{S_1}}$        $L_A[0] = \underline{\underline{S_1'S_0}}$

$L_B[1] = \underline{\underline{S_1'}}$        $L_B[0] = \underline{\underline{S_1S_0}}$

**Problem 4, continued:**

3. (6 points) Citizens complain that the traffic lights take too long to change during times of heavy traffic. Your boss instructs you to add a counter and make the green lights time out on both roads, even if traffic continues to arrive.

After being reset and counting to the appropriate timeout value, the counter that you must use produces a signal  $C=1$ . Redraw your state transition diagram from **Part 1** below and modify it to include this signal.



4. (4 points) Write updated expressions for the next-state logic.

$$S_1^+ = \underline{S_1'S_0 + S_1S_0'}$$

$$S_0^+ = \underline{S_1'S_0'(T_A'+C) + S_1S_0'(T_B'+C)}$$

5. (3 points) Write a Boolean expression for the signal that should be used to reset the counter.



$$\text{Reset} = S_0$$

**Problem 5 (15 points): FSM Design with Components**

You are charged with designing an FSM as part of a soda vending machine. The vending machine can hold up to three cans of soda. There are two inputs to the FSM: R (refill), which is asserted when the machine is refilled with a new can of soda (one can at a time), and D (dispense), which is asserted when a can of soda is dispensed by the machine (one can at a time as well). The machine can be refilled in the same cycle in which it dispenses. Your FSM must keep track of the number of cans of soda in the machine and must produce an output L (to control a light) that signals when the vending machine is out of soda (0 cans). Design an FSM to control the light.

The machine cannot hold -1 cans, so your FSM should stay in the same state if an input combination indicates -1 cans. Treat an input combination indicating that the machine contains 4 cans analogously.

- (10 points)** Draw the FSM diagram below using the notation shown below for each state. Choose meaningful state names.




**Problem 5, continued: (problem statement repeated for your convenience)**

You are charged with designing an FSM as part of a soda vending machine. The vending machine can hold up to three cans of soda. There are two inputs to the FSM: R (refill), which is asserted when the machine is refilled with a new can of soda (one can at a time), and D (dispense), which is asserted when a can of soda is dispensed by the machine (one can at a time as well). The machine can be refilled in the same cycle in which it dispenses. Your FSM must keep track of the number of cans of soda in the machine and must produce an output L (to control a light) that signals when the vending machine is out of soda (0 cans). Design an FSM to control the light.

The machine cannot hold -1 cans, so your FSM should stay in the same state if an input combination indicates -1 cans. Treat an input combination indicating that the machine contains 4 cans analogously.

2. (7 points) Write the Boolean expressions needed to implement an FSM to control the light L using a 2-bit up-down counter. The counter operates as follows. When H=0, the counter holds its current value  $Q_1Q_0$ . When H=1, the counter counts either up by 1 (when U=1) or down by 1 (when U=0).



Write the three expressions below using minimum POS form. Expressions in other forms will not receive credit. Use the area heuristic discussed in class (number of literals + number of operations) to minimize your expressions.

$$U = \underline{\text{R}} \text{ or } \underline{\text{D}'}$$

$$H = \underline{(\text{R}'+\text{D}')(\text{R}+\text{D})(\text{Q}_1'+\text{Q}_0'+\text{R}')(\text{Q}_1+\text{Q}_0+\text{R})}$$

or

$$H = \underline{(\text{R}'+\text{D}')(\text{R}+\text{D})(\text{Q}_1'+\text{Q}_0'+\text{R}')(\text{Q}_1+\text{Q}_0+\text{D}')}$$

$$L = \underline{\text{Q}_1'\text{Q}_0'}$$



**Problem 6 (10 points): von Neumann Model**

*For each question, circle exactly one answer.*

Which of the following manages instruction processing in the von Neumann model?

**control unit**    ALU            MDR            PC            IR            MAR

Which of the following contains the instruction currently being executed by the computer?

control unit    ALU            MDR            PC            **IR**            MAR

In the von Neumann model, the control unit **does not** include

states            bits            FSM            PC            IR            **MAR**

In the von Neumann model, the memory interface includes which of the following?

IR            **MDR**            PC            ALU            FSM

How are instructions represented in a computer based on the von Neumann model?

opcodes            **bits**            I/O            control unit            hexadecimal

This page is provided for you as scratch paper. Feel free to tear it off.