## ECE 198JL Third Midterm Exam Fall 2013

Tuesday, November 12th, 2013


Name:		NetID:	
Discussion Section:	1		
10:00 AM	[] JD1		
11:00 AM	[] JD2		
12:00 PM	[] JD7		
1:00 PM	[] JD9	[] JDA	
2:00 PM	[] JDB		
3:00 PM	[] JDC		
4:00 PM	[] JD8		

- Be sure your exam booklet has 11 pages.
- Be sure to write your name and lab section on the first page.
- Do not tear the exam booklet apart; you can only detach the last page.
- We have provided LC-3 instructions set at the back.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes.
- Absolutely no interaction between students is allowed.
- Be sure to clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Don't panic, and good luck!

Problem 1	10 points:	
Problem 2	7 points:	
Problem 3	14 points:	
Problem 4	11 points:	
Problem 5	12 points:	
Problem 6	22 points:	
Problem 7	8 points:	
Problem 8	16 points:	

# Problem 1 (10 pts): Sequential circuit analysis

Consider the sequential circuit shown below that has three internal state bits,  $Q_2Q_1Q_0$ , and three external outputs,  $Z_2Z_1Z_0$ , that match the internal state bits, that is,  $Z_i = Q_i$ .




1. Write the flip-flop excitation equations for the  $D_2$ ,  $D_1$ , and  $D_0$  flip-flops as functions of the current state  $Q_2Q_1Q_0$ :

$$D_{2} = \underbrace{\overline{Q}_{2} \ \overline{Q}_{0}}_{(Observe : D_{1} = Q_{2} \oplus Q_{1})} D_{0} = \underbrace{Q_{2} \ Q_{1}}_{(Observe : D_{1} = Q_{2} \oplus Q_{1})}$$

**2.** Complete the next-state table

Cu	urrent sta	ite	1	Next state	e
<b>Q</b> 2	<b>Q</b> 1	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$
0	0	0	l	0	0
0	0	1	0	0	6
0	1	0	1	(	0
0	1	1	Q	1	0
1	0	0	0	١	0
1	0	1	0	-	0
1	1	0	0	0	١
1	1	1	0	0	I


3. Draw the state transition diagram for this FSM.



4. Explain the function of this FSM in one sentence.

### Problem 2 (7 pts): Serial design


On Midterm 2 you designed a bit-slice circuit that checks whether an unsigned integer  $A=a_{n-1}a_{n-2}.a_1a_0$  is a power of 2, starting with the least significant bit:



**1.** How many flip-flops are needed to construct a *serial* power-of-two checker circuit using a Moore machine model and using circuit U as is?

	$\overline{T}$	
Answer:	$1 \omega \omega$	
-	-	


2. Re-draw the bit-sliced design shown above as a serial design using a Moore machine model. Besides adding storage elements, you also need to add a circuit that resets  $p_iq_i$  inputs to 00 when i=0 and a circuit that outputs f when i=n-1, or 0 otherwise. You can assume that two additional input signals are supplied: first=1 iff i=0 and last=1 iff i=n-1. You can also use circuit F from the above implementation as a black box.




### Problem 3 (14 pts): RAM


Shown to the right is a 1K x 8 RAM.  $(1K = 2^{10})$ .

1. How many bits do the addr, data, CS, and r/w' ports require?





2. Using 1K x 8 RAM chips, implement a 32K x 16 RAM. Each 1K x 8 RAM chip has inputs data, addr, CS, and r/w' and an output gated by a tri-state buffer. Finish the implementation by drawing the missing connections and labeling all newly added wires. (You do not need to draw all the rows, they are shown as " ... ", but be sure the pattern is clear.) The RAM output wires and CS are already drawn for you.



3. How many rows of 1K x 8 RAM chips are needed and what is the value of k?

Number of rows: 
$$2^s = 32$$
  $k = 5$ 


4. Suppose you wish to store the decimal value -1 in memory at the address 1024. In which row (indexing from 0) of 1K x 8 RAM chip(s) will this value be stored?

value at the address 1024? Write the addr and data values for your 32K x 16 RAM in hexadecimal.


addr: × 0 4 0 0	data:X FF FF	
		_

### Problem 4 (11 pts): Counter design


Using conventional sequential circuit design techniques, implement a 3-bit synchronous counter with negative-edge triggered D flip-flops that counts in the following  $Q_2Q_1Q_0$  sequence:



**2.** Write Boolean expressions for  $D_2$ ,  $D_1$ ,  $D_0$  in min SOP form:



**3.** Draw the circuit using as few additional gates as possible.



**4.** Is your counter *self-starting*? Explain - and be specific to *your solution*. (Self-starting means that no matter in what state the counter starts, it always converges to produce the correct counting sequence.)


# Problem 5 (12 pts): Sequence recognizer design

Design a sequence recognizing FSM with input x and output z such that the output is 1 if and only if pattern **10** or **101** has been detected in the input stream. Make sure to detect overlapping patterns.

Example:

Input:	0	0	1	0	1	0	1	1	0	1	1	0	1	0	1	1	0	1	0
Output:	0	0	0	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1

1. Draw the <u>Moore</u> state diagram, using as few states as possible. (Solutions with more than 5 states are not acceptable.) Let A be the start state. Each edge must be labeled with *x* and each node (state) must be labeled with *name*/z.




2. Write down your *state meanings*, e.g., "A – start state":

#### Problem 6 (22 pts): Bluetooth headset FSM

A wireless Bluetooth headset for a cell phone has one button (B = 1, when pressed) to control all of its functionality. When the device is "off," the system is in a low power state waiting for the user to turn it on. If the headset is "off" and the user presses the system button for one cycle, the headset will turn "on" and tell the cell phone that it is ready for communication by setting signal C = 1. If the headset is "off" and the user presses the system button on into "pairing" mode and broadcast a pairing signal by setting P = 1. If the user presses the system button while it is on or in pairing mode, then the headset will turn off. Note: Each part will be graded based on your previous section, so if you cannot perfectly solve part 1, finish the other sections based on whatever solution you find for Part 1.


1. Design a <u>Moore</u> FSM implementing this system. Give your states meaningful names so that we can comprehend your design intent. Sketch the complete state transition diagram for your FSM, specifying input *B* for each transition and outputs *C* and *P* for each state. (*You do not need more than 4 states or a counter. Carefully consider how you will count the cycles that the button is pressed.*)




**2.** Fill in the truth table below by assigning internal state bit representations  $S_1S_0$  and output values *C* and *P* for each of your states from Part 1 and then filling in the values for the next-state variables  $S_1^+$  and  $S_0^+$  for each combination of  $S_1S_0B$ . This part will be graded based on your FSM in part 1.

		External Input B	Next State			ernal puts
$S_1$	$S_0$	B	$\mathbf{S}_1^+$	$S_0^+$	С	Р
$\sim$	$\sim$	0	0	0	C	)
0	0	1	0	l	0	U
	1	0	l	0	$\wedge$	Δ
		1	l	1	V	
1	6	0	l	υ	1	5
l	$\cup$	1	Ö	U	1	0
۱ I		0	1	1	$\cap$	(
l		1	0	0		Ι
	sta	0 0	$ \begin{array}{c ccc}             state & Input B \\ \hline             S_1 & S_0 & B \\ \hline             O & O & 0 \\ \hline             O & O & 1 \\ \hline             I & O & 0 \end{array} $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

**3.** Using the next state table that you wrote in Part 2, fill in the K-maps for  $S_1^+$ ,  $S_0^+$ , *C*, and *P* and derive **minimal SOP** Boolean expressions for these variables.




**4.** Add gates as necessary to complete the implementation of your FSM using the two positive edge-triggered D flip-flops shown below.



### Problem 7 (8 pts): Register transfer

Digital Signal Processing units, like those found in your cell phone, are specialized architectures that use an Accumulator register (Accum) to store the results of all arithmetic operations. The architecture also has a Temporary register (Temp) to store a second operand. The ALU, Memory Data Register (MDR), and Memory Address Register (MAR) are used for the same purpose as in the LC-3. The ALU function table is shown below. The ALU and MDR can both send data to the system bus but only as allowed by the GateALU and EN.MDR signals, respectively. When EN.MDR is 1, MDR's content is output on the bus. When LD.MDR is 1, MDR stores value from the bus. When GateALU is 1, ALU's output is connected to the bus.



ALUK	Operation	Explanation
00	Pass A	$\mathbf{F} = \mathbf{A}$
01	Pass B	$\mathbf{F} = \mathbf{B}$
10	Clear	F = 0
11	Multiply-Accumulate	$\mathbf{F} = \mathbf{A}^*\mathbf{B} + \mathbf{B}$

- 1. The Accumulator is part of the <u>processing</u> unit of a von Neumann architecture.
- **2.** Assign values to the control signals to execute the following RTL instructions. If the RTL instruction cannot be implemented, write "IMPOSSIBLE." For the last row, determine what RTL instruction is implemented by the selected control signals.

	CONTROL SIGNALS							
RTL Instruction	LD.TMP	LD.ACC	LD.MDR	LD.MAR	GateALU	EN.MDR	ALUK	
MAR ← Accum	0	Ó	D	1	I	0	01	
Accum ← Temp * Accum + Accum	0	1	0	0	(	0	11	-
Accum ← MAR	5						Ņ	Impossible
Temp ← MDR	(	0	0	0	0	)	$\times \times$	
MOR C	0	0	1	0	1	0	10	

9

## Problem 8 (16 pts): LC-3 ISA

The following LC-3 program fragment, represented as three hexadecimal numbers, is stored in memory at the indicated locations and the following values are stored in registers:

address	instruction	register	value	
		R0	x4005	
xC100	xA801	R1	<u>-x4004</u>	x A803
xC101	x1322	R2	x4003	
xC102	xC100	R3	x4002	
		R4	- <del>x4001</del>	X A 80(

**1.** Re-write three instructions in binary representation and provide their corresponding RTL. (*Note: formats of the entire LC-3 instruction set are provided at the end of the exam booklet.*)

address	instruction	binary instruction	RTL (be specific to this
			instruction)
xC100	xA801	1010 1000 0001 0001	$R4 \leftarrow M[M[xC102]]$
xC101	x1322	0001 0011 0010 0610	$RI \leftarrow R4+2$
xC102	xC100	0000 0000 0000 0000	$PC \leftarrow R4$

2. Assuming PC is initially set to xC100, trace the execution of the given program segment for three instruction cycles, filling in the table below. Write down the values stored in the PC, IR, MAR, MDR, N, Z, and P registers at the end of each instruction cycle. Values for PC, IR, MAR, and MDR should be written in hexadecimal. Values for N, Z, and P should be written in binary.

PC	IR	MAR	MDR	Ν	Z	P
x < 101	×A801	$\times CI00$	X A801	L	0	6
X(102	X1322	XCIDI	x 1322	(	0	0
XABOI	x (100	XCIDZ	x C ( 00	١	Q	0

3. What hexadecimal value will be stored in R1 after the three instruction cycles?

Answer: \_X A 803

4. What is the address of the next instruction to be executed after the three instruction cycles?

Answer: 
$$\times A801$$

**5.** How many memory reads will take place during these three instruction cycles, including the instruction FETCH?

Answer: Five : fetch x (100, read M[x (102]), read M[M[x(102]], -[etch x (101), fetch x (102 10

$R7 \leftarrow PC, PC \leftarrow PC + SEXT(PCoffset11)$ $TRAP \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$DR \leftarrow SR1 \text{ AND SEXT(imm5), Setcc}$ $BR \begin{array}{ c c c c c c c c c c c c c c c c c c c$	AND $10101$ DR $111$ $1$	Setcc - 00 - 8R2 	- im - - 5 - 	ADD 0001 DR SR1 0 00 SR2 ADD
TRAP trapvect8 STR	JSR PCoffset11 STI	JMP BaseR ST	BR{nzp} PCoffset9 NOT	AND DR, SR1, imm5 LEA	AND DR, SR1, SR2 LDR	ADD DR, SR1, <i>imm5</i> LDI	NOTES: RTL corresponds to execution (after fetch!); JS
M[M[PC + SEXT(PCoffset9)]] ← SR	M[PC + SEXT(PCoffset9)] ← SR 1011 SR PCoffset9	0011 SR, setcc 0011 SR PCoffset9	DR ← PC + SEXT(PCoffset9), Setcc	DR ← M[BaseR + SEXT(offsetb)], Setcc 1110 DR PCoffset9	DR ← M[M[PC + SEXT(PCoffset9)]], Setcc	DR ← M[PC + SEXT(PCoffset9)], Setcc 1010 DR PCoffset9 1010 DR PCoffset9	RR not shown
STR SR, BaseR, offset6	STI SR, PCoffset9	ST SR, PCoffset9	NOT DR, SR	LEA DR, PCoffset9	LDR DR, BaseR, offset6	LDI DR, PCoffset9	LD DR, PCoffset9