## ECE 198JL Third Midterm Exam Fall 2013

## Tuesday, November $12^{\text {th }}, 2013$

| Name: |  |  |
| :--- | :--- | :--- | :--- |
| Discussion Section: |  |  |

- Be sure your exam booklet has 11 pages.
- Be sure to write your name and lab section on the first page.
- Do not tear the exam booklet apart; you can only detach the last page.
- We have provided LC-3 instructions set at the back.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten $8.5 \times 11$ " sheet of notes.
- Absolutely no interaction between students is allowed.
- Be sure to clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Don't panic, and good luck!

Problem 110 points:
Problem 27 points:
$\qquad$

Problem 314 points:
$\qquad$

Problem $4 \quad 11$ points:
$\qquad$

Problem 512 points:
$\qquad$

Problem 622 points:
$\qquad$
$\qquad$
Problem 78 points: $\qquad$
Problem 816 points: $\qquad$

Total $\quad 100$ points: $\qquad$

Page: 2

Problem 1 (10 pts): Sequential circuit analysis
Consider the sequential circuit shown below that has three internal state bits, $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$, and three external outputs, $\mathrm{Z}_{2} \mathrm{Z}_{1} \mathrm{Z}_{0}$, that match the internal state bits, that is, $\mathrm{Z}_{\mathrm{i}}=\mathrm{Q}_{\mathrm{i}}$.


1. Write the flip-flop excitation equations for the $D_{2}, D_{1}$, and $D_{0}$ flip-flops as functions of the current state $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ :
$D_{2}=\bar{Q}_{2} \bar{Q}_{0}$
$D_{1}=Q_{2} \bar{Q}_{1}+\bar{Q}_{2} Q_{1}$
$D_{0}=Q_{2} Q_{1}$ (Observe: $D_{1}=Q_{2} \oplus Q_{1}$ )
2. Complete the next-state table

| Current state |  |  | Next state |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{0}$ | $\mathrm{Q}_{2}{ }^{+}$ | $\mathrm{Q}_{1}{ }^{+}$ | $\mathrm{Q}_{0}{ }^{+}$ |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 |

3. Draw the state transition diagram for this FSM.

4. Explain the function of this FSM in one sentence.

Counter that goes through a sequence of 5 states

Page: 3

## Problem 2 ( 7 pts): Serial design

On Midterm 2 you designed a bit-slice circuit that checks whether an unsigned integer $A=a_{n-1} a_{n-2} . . a_{1} a_{0}$ is a power of 2 , starting with the least significant bit:


1. How many flip-flops are needed to construct a serial power-of-two checker circuit using a Moore machine model and using circuit U as is?
Answer: $T_{\omega}$
2. Re-draw the bit-sliced design shown above as a serial design using a Moore machine model. Besides adding storage elements, you also need to add a circuit that resets $p_{i} q_{i}$ inputs to 00 when $i=0$ and a circuit that outputs $f$ when $i=n-1$, or 0 otherwise. You can assume that two additional input signals are supplied: first $=1$ iff $i=0$ and last $=1$ iff $i=n-1$. You can also use circuit F from the above implementation as a black box.


## Problem 3 (14 pts): RAM

Shown to the right is a $1 \mathrm{~K} \times 8$ RAM. $\left(1 \mathrm{~K}=2^{10}\right.$. $)$

1. How many bits do the addr, data, $\mathbf{C S}$, and $\mathbf{r} / \mathbf{w}^{\prime}$ ports require?

Answer: addr: $\qquad$ CS $\qquad$

data: $\qquad$ r/w': $\qquad$
2. Using $1 \mathrm{~K} \times 8$ RAM chips, implement a $32 \mathrm{~K} \times 16$ RAM. Each $1 \mathrm{~K} \times 8$ RAM chip has inputs data, addr, CS, and $\mathbf{r} / \mathbf{w}^{\prime}$ and an output gated by a tri-state buffer. Finish the implementation by drawing the missing connections and labeling all newly added wires. (You do not need to draw all the rows, they are shown as " ... ", but be sure the pattern is clear.) The RAM output wires and CS are already drawn for you.

3. How many rows of $1 \mathrm{~K} \times 8$ RAM chips are needed and what is the value of $k$ ?

Number of rows: $2^{5}=32$

$$
k=5
$$

4. Suppose you wish to store the decimal value -1 in memory at the address 1024. In which row (indexing from 0 ) of $1 \mathrm{~K} \times 8$ RAM chip (s) will this value be stored?

Answer: $\qquad$

$$
102410=\underbrace{0000100 \quad 0000 \quad 0000_{2}}_{\operatorname{Addr}[19: 10]}
$$

5. What input values must be provided to your $32 \mathrm{~K} x 16$ RAM in order to properly store this value at the address 1024 ? Write the cdr and data values for your $32 \mathrm{~K} x 16$ RAM in hexadecimal.
addr: $x 0400$ data: $X F F$ FF

Problem 4 (11 pts): Counter design
Using conventional sequential circuit design techniques, implement a 3-bit synchronous counter with negative-edge triggered $D$ flip-flops that counts in the following $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ sequence:

$\begin{array}{llll}00 & 01 & 11 & 10\end{array}$

2. Write Boolean expressions for $\mathrm{D}_{2}, \mathrm{D}_{1}, \mathrm{D}_{0}$ in min SOP form:

$$
\begin{aligned}
& D_{2}=\bar{Q}_{2} \bar{Q}_{0} \\
& D_{1}=\bar{Q}_{2} \bar{Q}_{1}+\bar{Q}_{2} Q_{1} \\
& D_{0}=\bar{Q}_{2} \bar{Q}_{1}
\end{aligned}\left(=Q_{2} \oplus Q_{1}\right)
$$

3. Draw the circuit using as few additional gates as possible.

4. Is your counter self-starting? Explain - and be specific to your solution. (Self-starting means that no matter in what state the counter starts, it always converges to produce the correct counting sequence.)
Yes. As seen above in the complete state diagram,
no matter the initial state, the FSNn will converge to the desired sequence

Problem 5 (12 pts): Sequence recognizer design
Design a sequence recognizing FSM with input $x$ and output $z$ such that the output is 1 if and only if pattern $\mathbf{1 0}$ or $\mathbf{1 0 1}$ has been detected in the input stream. Make sure to detect overlapping patterns.

Example:

| Input: | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | $0 \ldots$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Output: | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | $1 \ldots$ |

1. Draw the Moore state diagram, using as few states as possible. (Solutions with more than 5 states are not acceptable.) Let A be the start state. Each edge must be labeled with $x$ and each node (state) must be labeled with namely.

2. Write down your state meanings, e.g., "A - start state":

$$
\begin{aligned}
& A: \text { start state } \\
& B \text { last } 2 \text { inputs were " } 01 \text { " or "11" } \\
& C \text { : sequence " } 10 \text { " seen in last } 2 \text { inputs } \\
& D \text { : sequence " } 101 \text { " seen in last } 3 \text { inputs }
\end{aligned}
$$

## Problem 6 (22 pts): Bluetooth headset FSM

A wireless Bluetooth headset for a cell phone has one button ( $B=1$, when pressed) to control all of its functionality. When the device is "off," the system is in a low power state waiting for the user to turn it on. If the headset is "off" and the user presses the system button for one cycle, the headset will turn "on" and tell the cell phone that it is ready for communication by setting signal $\mathrm{C}=1$. If the headset is "off" and the user presses the system button for two cycles, the headset will turn on into "pairing" mode and broadcast a pairing signal by setting $\mathrm{P}=1$. If the user presses the system button while it is on or in pairing mode, then the headset will turn off. Note: Each part will be graded based on your previous section, so if you cannot perfectly solve part 1 , finish the other sections based on whatever solution you find for Part 1.

1. Design a Moore FSM implementing this system. Give your states meaningful names so that we can comprehend your design intent. Sketch the complete state transition diagram for your FSM, specifying input $B$ for each transition and outputs $C$ and $P$ for each state. (You do not need more than 4 states or a counter. Carefully consider how you will count the cycles that the button is pressed.)

2. Fill in the truth table below by assigning internal state bit representations $S_{l} S_{0}$ and output values $C$ and $P$ for each of your states from Part 1 and then filling in the values for the next-state variables $S_{l}{ }^{+}$ and $S_{0}{ }^{+}$for each combination of $S_{l} S_{0} B$. This part will be graded based on your FSM in part 1.

| State name and meaning | $\begin{aligned} & \text { Current } \\ & \text { state } \\ & \hline \end{aligned}$ |  | External Input | Next State |  | $\begin{aligned} & \hline \text { External } \\ & \text { Outputs } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | B | $\mathrm{S}_{1}{ }^{+}$ | $\mathrm{S}_{0}{ }^{+}$ | C | P |
| Low Power | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| $1^{\text {ST }}$ cyc | $\bigcirc$ | । | 0 | 1 | 0 | 0 | 0 |
| Communication | 1 | $\bigcirc$ | 0 | 1 | 0 | 1 | 0 |
|  | 1 |  | 0 | 1 | 0 | 0 |  |
| Poiring | 1 | 1 | 1 | 0 | 0 | O |  |

3. Using the next state table that you wrote in Part 2, fill in the K-maps for $S_{1}{ }^{+}, S_{0}{ }^{+}, C$, and $P$ and derive minimal SOP Boolean expressions for these variables.


$$
C=S_{1} \bar{S}_{0}
$$

B


$$
S_{1^{+}}=\overline{S_{1}} S_{0}+\bar{B} S_{1}
$$

$$
S_{0}{ }^{+}=B \bar{S}_{1}+\bar{B} S_{1} S_{0}
$$

4. Add gates as necessary to complete the implementation of your FSM using the two positive edge-triggered D flip-flops shown below.


## Problem 7 (8 pts): Register transfer

Digital Signal Processing units, like those found in your cell phone, are specialized architectures that use an Accumulator register (Accum) to store the results of all arithmetic operations. The architecture also has a Temporary register (Temp) to store a second operand. The ALU, Memory Data Register (MDR), and Memory Address Register (MAR) are used for the same purpose as in the LC-3. The ALU function table is shown below. The ALU and MDR can both send data to the system bus but only as allowed by the GateALU and EN.MDR signals, respectively. When EN.MDR is 1, MDR's content is output on the bus. When LD.MDR is 1 , MDR stores value from the bus. When GateALU is 1, ALU's output is connected to the bus.


| ALUK | Operation | Explanation |
| :---: | :--- | :--- |
| 00 | Pass A | $\mathrm{F}=\mathrm{A}$ |
| 01 | Pass B | $\mathrm{F}=\mathrm{B}$ |
| 10 | Clear | $\mathrm{F}=0$ |
| 11 | Multiply-Accumulate | $\mathrm{F}=\mathrm{A} * \mathrm{~B}+\mathrm{B}$ |

1. The Accumulator is part of the $\square$ unit of a von Neumann architecture.
2. Assign values to the control signals to execute the following RTL instructions. If the RTL instruction cannot be implemented, write "IMPOSSIBLE." For the last row, determine what RTL instruction is implemented by the selected control signals.

| RTL Instruction | CONTROL SIGNALS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\underset{i}{0}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ |  |  |  | ¢ | $\begin{aligned} & \text { 弟 } \\ & \hline \end{aligned}$ |
| MAR $\leftarrow$ Accum | 0 | 0 | 0 | 1 | 1 | 0 | 01 |
| Accum $\leftarrow$ Temp * Accum + Accum | $\bigcirc$ | 1 | $\bigcirc$ | 0 | 1 | 0 | 11 |
| Accum $\leftarrow$ MAR |  |  |  |  |  |  | 7 |
| Temp $\leftarrow$ MDR | 1 | 0 | 0 | 0 | 0 | 1 | $x \times$ |
| $M \mathrm{M} \leftarrow 0$ | 0 | 0 | 1 | 0 | 1 | 0 | 10 |

## Problem 8 (16 pts): LC-3 ISA

The following LC-3 program fragment, represented as three hexadecimal numbers, is stored in memory at the indicated locations and the following values are stored in registers:

| address | instruction |
| :---: | :---: |
| $\ldots$ |  |
| $\mathrm{xC100}$ | $\mathrm{xA801}$ |
| $\mathrm{xC101}$ | x 1322 |
| $\mathrm{xC102}$ | $\mathrm{xC100}$ |
| $\ldots$ |  |


| register | value |
| :---: | :---: |
| R0 | $\times 4005$ |
| R1 | $\times 4004$ |
| R2 | $\times 4003$ |
| R3 | $\times 4002$ |
| R4 |  |

1. Re-write three instructions in binary representation and provide their corresponding RTL.
(Note: formats of the entire LC-3 instruction set are provided at the end of the exam booklet.)

| address | instruction | binary instruction | RTL (be specific to this <br> instruction) |
| :---: | :---: | :---: | :---: |
| $\mathrm{xC100}$ | $\mathrm{xA801}$ | 1010100000000001 | $R 4 \longleftarrow M[M[\times C 102]]$ |
| $\mathrm{xC101}$ | x 1322 | 0001001100100010 | $R 1 \longleftarrow R 4+2$ |
| $\mathrm{xC102}$ | $\mathrm{xC100}$ | 1100000100000000 | $P C \longleftarrow R 4$ |

2. Assuming PC is initially set to xC 100 , trace the execution of the given program segment for three instruction cycles, filling in the table below. Write down the values stored in the PC, IR, MAR, MDR, N, Z, and P registers at the end of each instruction cycle. Values for PC, IR, MAR, and MDR should be written in hexadecimal. Values for N, Z, and P should be written in binary.

| PC | IR | MAR | MD | N | Z | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\times<101$ | $\times A 801$ | $\times C 100$ | $\times A 801$ | 1 | 0 | 0 |
| $\times C 102$ | $\times 1322$ | $\times C 101$ | $\times 1322$ | 1 | 0 | 0 |
| $\times A 801$ | $\times C 100$ | $\times<102$ | $\times C 100$ | 1 | 0 | 0 |

3. What hexadecimal value will be stored in R 1 after the three instruction cycles?

Answer: $X A 803$
4. What is the address of the next instruction to be executed after the three instruction cycles?

Answer: $\times$ A SOl
5. How many memory reads will take place during these three instruction cycles, including the instruction FETCH?
Answer: Five: fetch $\times C 100$, read M $M \times C 102]$

$$
\begin{aligned}
& \text { read } x[x n[x<102]],-[e \operatorname{tch} x(101 \text {, } \\
& \text { fetch } x<102
\end{aligned}
$$




