

**ECE 198JL Third Midterm Exam  
Fall 2013**

Tuesday, November 12<sup>th</sup>, 2013

Name: _____		NetID: _____	
Discussion Section:			
10:00 AM	<input type="checkbox"/>	JD1	
11:00 AM	<input type="checkbox"/>	JD2	
12:00 PM	<input type="checkbox"/>	JD7	
1:00 PM	<input type="checkbox"/>	JD9	<input type="checkbox"/> JDA
2:00 PM	<input type="checkbox"/>	JDB	
3:00 PM	<input type="checkbox"/>	JDC	
4:00 PM	<input type="checkbox"/>	JD8	

- **Be sure your exam booklet has 11 pages.**
- **Be sure to write your name and lab section on the first page.**
- **Do not tear the exam booklet apart; you can only detach the last page.**
- **We have provided LC-3 instructions set at the back.**
- **Use backs of pages for scratch work if needed.**
- **This is a closed book exam. You may not use a calculator.**
- **You are allowed one handwritten 8.5 x 11" sheet of notes.**
- **Absolutely no interaction between students is allowed.**
- **Be sure to clearly indicate any assumptions that you make.**
- **The questions are not weighted equally. Budget your time accordingly.**
- **Don't panic, and good luck!**


Problem 1	10 points:	_____
Problem 2	7 points:	_____
Problem 3	14 points:	_____
Problem 4	11 points:	_____
Problem 5	12 points:	_____
Problem 6	22 points:	_____
Problem 7	8 points:	_____
Problem 8	16 points:	_____

---

Total	100 points:	_____
-------	-------------	-------

**Problem 1 (10 pts): Sequential circuit analysis**

Consider the sequential circuit shown below that has three internal state bits,  $Q_2Q_1Q_0$ , and three external outputs,  $Z_2Z_1Z_0$ , that match the internal state bits, that is,  $Z_i = Q_i$ .



1. Write the flip-flop excitation equations for the  $D_2$ ,  $D_1$ , and  $D_0$  flip-flops as functions of the current state  $Q_2Q_1Q_0$ :

$D_2 =$  \_\_\_\_\_       $D_1 =$  \_\_\_\_\_       $D_0 =$  \_\_\_\_\_

2. Complete the next-state table


Current state			Next state		
$Q_2$	$Q_1$	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$
0	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
1	1	1			

3. Draw the state transition diagram for this FSM.

4. Explain the function of this FSM in one sentence.

**Problem 2 (7 pts): Serial design**


On Midterm 2 you designed a bit-slice circuit that checks whether an unsigned integer  $A=a_{n-1}a_{n-2}..a_1a_0$  is a power of 2, starting with the least significant bit:



1. How many flip-flops are needed to construct a *serial* power-of-two checker circuit using a Moore machine model and using circuit U as is?


Answer: \_\_\_\_\_

2. Re-draw the bit-sliced design shown above as a serial design using a Moore machine model. Besides adding storage elements, you also need to add a circuit that resets  $p_iq_i$  inputs to 00 when  $i=0$  and a circuit that outputs  $f$  when  $i=n-1$ , or 0 otherwise. You can assume that two additional input signals are supplied:  $first=1$  iff  $i=0$  and  $last=1$  iff  $i=n-1$ . You can also use circuit F from the above implementation as a black box.



**Problem 3 (14 pts): RAM**


Shown to the right is a 1K x 8 RAM. ( $1K = 2^{10}$ .)



1. How many bits do the **addr**, **data**, **CS**, and **r/w'** ports require?

Answer: addr: \_\_\_\_\_ CS: \_\_\_\_\_  
 data: \_\_\_\_\_ r/w': \_\_\_\_\_

2. Using 1K x 8 RAM chips, implement a 32K x 16 RAM. Each 1K x 8 RAM chip has inputs **data**, **addr**, **CS**, and **r/w'** and an output gated by a tri-state buffer. Finish the implementation by drawing the missing connections and labeling all newly added wires. (You do not need to draw all the rows, they are shown as "...", but be sure the pattern is clear.) The RAM output wires and CS are already drawn for you.



3. How many rows of 1K x 8 RAM chips are needed and what is the value of  $k$ ?

Number of rows: \_\_\_\_\_  $k =$  \_\_\_\_\_

4. Suppose you wish to store the decimal value -1 in memory at the address 1024. In which row (indexing from 0) of 1K x 8 RAM chip(s) will this value be stored?


Answer: \_\_\_\_\_

5. What input values must be provided to your 32K x 16 RAM in order to properly store this value at the address 1024? Write the **addr** and **data** values for your 32K x 16 RAM in **hexadecimal**.


addr: \_\_\_\_\_ data: \_\_\_\_\_

**Problem 4 (11 pts): Counter design**

Using conventional sequential circuit design techniques, implement a 3-bit synchronous counter with negative-edge triggered D flip-flops that counts in the following  $Q_2Q_1Q_0$  sequence:



1. Show K-maps for  $D_2$ ,  $D_1$ ,  $D_0$ :




2. Write Boolean expressions for  $D_2$ ,  $D_1$ ,  $D_0$  in min SOP form:

$D_2 =$  \_\_\_\_\_

$D_1 =$  \_\_\_\_\_

$D_0 =$  \_\_\_\_\_

3. Draw the circuit using as few additional gates as possible.



4. Is your counter *self-starting*? Explain - and be specific to *your solution*. (Self-starting means that no matter in what state the counter starts, it always converges to produce the correct counting sequence.)

**Problem 5 (12 pts): Sequence recognizer design**

Design a sequence recognizing FSM with input  $x$  and output  $z$  such that the output is 1 if and only if pattern **10** or **101** has been detected in the input stream. Make sure to detect overlapping patterns.

*Example:*

Input:	0	0	1	0	1	0	1	1	0	1	1	0	1	0	1	1	0	1	0...
Output:	0	0	0	1	1	1	1	0	1	1	0	1	1	1	1	0	1	1	1...

1. Draw the Moore state diagram, using as few states as possible. (Solutions with more than 5 states are not acceptable.) Let A be the start state. Each edge must be labeled with  $x$  and each node (state) must be labeled with *name/z*.

2. Write down your *state meanings*, e.g., “A – start state”:

**Problem 6 (22 pts): Bluetooth headset FSM**

A wireless Bluetooth headset for a cell phone has one button ( $B = 1$ , when pressed) to control all of its functionality. When the device is “off,” the system is in a low power state waiting for the user to turn it on. If the headset is “off” and the user presses the system button for one cycle, the headset will turn “on” and tell the cell phone that it is ready for communication by setting signal  $C = 1$ . If the headset is “off” and the user presses the system button for two cycles, the headset will turn on into “pairing” mode and broadcast a pairing signal by setting  $P = 1$ . If the user presses the system button while it is on or in pairing mode, then the headset will turn off. Note: Each part will be graded based on your previous section, so if you cannot perfectly solve part 1, finish the other sections based on whatever solution you find for Part 1.

1. Design a Moore FSM implementing this system. Give your states meaningful names so that we can comprehend your design intent. Sketch the complete state transition diagram for your FSM, specifying input  $B$  for each transition and outputs  $C$  and  $P$  for each state. (*You do not need more than 4 states or a counter. Carefully consider how you will count the cycles that the button is pressed.*)

2. Fill in the truth table below by assigning internal state bit representations  $S_1S_0$  and output values  $C$  and  $P$  for each of your states from Part 1 and then filling in the values for the next-state variables  $S_1^+$  and  $S_0^+$  for each combination of  $S_1S_0B$ . This part will be graded based on your FSM in part 1.

State name and meaning	Current state		External Input B	Next State		External Outputs	
	$S_1$	$S_0$	B	$S_1^+$	$S_0^+$	C	P
			0				
			1				
			0				
			1				
			0				
			1				
			0				
			1				

3. Using the next state table that you wrote in Part 2, fill in the K-maps for  $S_1^+$ ,  $S_0^+$ ,  $C$ , and  $P$  and derive **minimal SOP** Boolean expressions for these variables.

		$S_1$	
		0	1
$S_0$	0		
	1		

		$S_1$	
		0	1
$S_0$	0		
	1		

$C =$  \_\_\_\_\_

$P =$  \_\_\_\_\_


		$S_1S_0$			
		00	01	11	10
$B$	0				
	1				

		$S_1S_0$			
		00	01	11	10
$B$	0				
	1				

$S_1^+ =$  \_\_\_\_\_

$S_0^+ =$  \_\_\_\_\_


4. Add gates as necessary to complete the implementation of your FSM using the two positive edge-triggered D flip-flops shown below.





**Problem 7 (8 pts): Register transfer**

Digital Signal Processing units, like those found in your cell phone, are specialized architectures that use an Accumulator register (Accum) to store the results of all arithmetic operations. The architecture also has a Temporary register (Temp) to store a second operand. The ALU, Memory Data Register (MDR), and Memory Address Register (MAR) are used for the same purpose as in the LC-3. The ALU function table is shown below. The ALU and MDR can both send data to the system bus but only as allowed by the GateALU and EN.MDR signals, respectively. When EN.MDR is 1, MDR's content is output on the bus. When LD.MDR is 1, MDR stores value from the bus. When GateALU is 1, ALU's output is connected to the bus. When LD.MDR is 1, MDR stores value from the bus. When GateALU is 1, ALU's output is connected to the bus.



ALUK	Operation	Explanation
00	Pass A	$F = A$
01	Pass B	$F = B$
10	Clear	$F = 0$
11	Multiply-Accumulate	$F = A * B + B$

1. The Accumulator is part of the \_\_\_\_\_ unit of a von Neumann architecture.
2. Assign values to the control signals to execute the following RTL instructions. If the RTL instruction cannot be implemented, write "IMPOSSIBLE." For the last row, determine what RTL instruction is implemented by the selected control signals.

RTL Instruction	CONTROL SIGNALS						
	LD.TMP	LD.ACC	LD.MDR	LD.MAR	GateALU	EN.MDR	ALUK
MAR ← Accum							
Accum ← Temp * Accum + Accum							
Accum ← MAR							
Temp ← MDR							
	0	0	1	0	1	0	10

**Problem 8 (16 pts): LC-3 ISA**

The following LC-3 program fragment, represented as three hexadecimal numbers, is stored in memory at the indicated locations and the following values are stored in registers:

address	instruction
...	
xC100	xA801
xC101	x1322
xC102	xC100
...	

register	value
R0	x4005
R1	x4004
R2	x4003
R3	x4002
R4	x4001

1. Re-write three instructions in binary representation and provide their corresponding RTL.  
(Note: formats of the entire LC-3 instruction set are provided at the end of the exam booklet.)

address	instruction	binary instruction	RTL (be specific to this instruction)
xC100	xA801		
xC101	x1322		
xC102	xC100		

2. Assuming PC is initially set to xC100, trace the execution of the given program segment for three instruction cycles, filling in the table below. Write down the values stored in the PC, IR, MAR, MDR, N, Z, and P registers **at the end of each instruction cycle**. Values for PC, IR, MAR, and MDR should be written in hexadecimal. Values for N, Z, and P should be written in binary.

PC	IR	MAR	MDR	N	Z	P

3. What hexadecimal value will be stored in R1 after the three instruction cycles?

Answer: \_\_\_\_\_

4. What is the address of the next instruction to be executed after the three instruction cycles?

Answer: \_\_\_\_\_

5. How many memory reads will take place during these three instruction cycles, including the instruction FETCH?

Answer: \_\_\_\_\_

NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

ADD	<table border="1"><tr><td>0001</td><td>DR</td><td>SR1</td><td>0</td><td>00</td><td>SR2</td></tr></table>	0001	DR	SR1	0	00	SR2	ADD DR, SR1, SR2	LD	<table border="1"><tr><td>0010</td><td>DR</td><td colspan="4">PCoffset9</td></tr></table>	0010	DR	PCoffset9				LD DR, PCoffset9
0001	DR	SR1	0	00	SR2												
0010	DR	PCoffset9															
	DR ← SR1 + SR2, Setcc			DR ← M[PC + SEXT(PCoffset9)], Setcc													
ADD	<table border="1"><tr><td>0001</td><td>DR</td><td>SR1</td><td>1</td><td colspan="2">imm5</td></tr></table>	0001	DR	SR1	1	imm5		ADD DR, SR1, imm5	LDI	<table border="1"><tr><td>1010</td><td>DR</td><td colspan="4">PCoffset9</td></tr></table>	1010	DR	PCoffset9				LDI DR, PCoffset9
0001	DR	SR1	1	imm5													
1010	DR	PCoffset9															
	DR ← SR1 + SEXT(imm5), Setcc			DR ← M[M[PC + SEXT(PCoffset9)]], Setcc													
AND	<table border="1"><tr><td>0101</td><td>DR</td><td>SR1</td><td>0</td><td>00</td><td>SR2</td></tr></table>	0101	DR	SR1	0	00	SR2	AND DR, SR1, SR2	LDR	<table border="1"><tr><td>0110</td><td>DR</td><td>BaseR</td><td colspan="3">offset6</td></tr></table>	0110	DR	BaseR	offset6			LDR DR, BaseR, offset6
0101	DR	SR1	0	00	SR2												
0110	DR	BaseR	offset6														
	DR ← SR1 AND SR2, Setcc			DR ← M[BaseR + SEXT(offset6)], Setcc													
AND	<table border="1"><tr><td>0101</td><td>DR</td><td>SR1</td><td>1</td><td colspan="2">imm5</td></tr></table>	0101	DR	SR1	1	imm5		AND DR, SR1, imm5	LEA	<table border="1"><tr><td>1110</td><td>DR</td><td colspan="4">PCoffset9</td></tr></table>	1110	DR	PCoffset9				LEA DR, PCoffset9
0101	DR	SR1	1	imm5													
1110	DR	PCoffset9															
	DR ← SR1 AND SEXT(imm5), Setcc			DR ← PC + SEXT(PCoffset9), Setcc													
BR	<table border="1"><tr><td>0000</td><td>n</td><td>z</td><td>p</td><td colspan="2">PCoffset9</td></tr></table>	0000	n	z	p	PCoffset9		BR[nzpz] PCoffset9	NOT	<table border="1"><tr><td>1001</td><td>DR</td><td>SR</td><td colspan="3">11111111</td></tr></table>	1001	DR	SR	11111111			NOT DR, SR
0000	n	z	p	PCoffset9													
1001	DR	SR	11111111														
	((n AND N) OR (z AND Z) OR (p AND P)): PC ← PC + SEXT(PCoffset9)			DR ← NOT SR, Setcc													
JMP	<table border="1"><tr><td>1100</td><td>000</td><td>BaseR</td><td colspan="3">0000000</td></tr></table>	1100	000	BaseR	0000000			JMP BaseR	ST	<table border="1"><tr><td>0011</td><td>SR</td><td colspan="4">PCoffset9</td></tr></table>	0011	SR	PCoffset9				ST SR, PCoffset9
1100	000	BaseR	0000000														
0011	SR	PCoffset9															
	PC ← BaseR			M[PC + SEXT(PCoffset9)] ← SR													
JSR	<table border="1"><tr><td>0100</td><td>1</td><td colspan="4">PCoffset11</td></tr></table>	0100	1	PCoffset11				JSR PCoffset11	STI	<table border="1"><tr><td>1011</td><td>SR</td><td colspan="4">PCoffset9</td></tr></table>	1011	SR	PCoffset9				STI SR, PCoffset9
0100	1	PCoffset11															
1011	SR	PCoffset9															
	R7 ← PC, PC ← PC + SEXT(PCoffset11)			M[M[PC + SEXT(PCoffset9)]] ← SR													
TRAP	<table border="1"><tr><td>1111</td><td>0000</td><td colspan="4">trapvect8</td></tr></table>	1111	0000	trapvect8				TRAP trapvect8	STR	<table border="1"><tr><td>0111</td><td>SR</td><td>BaseR</td><td colspan="3">offset6</td></tr></table>	0111	SR	BaseR	offset6			STR SR, BaseR, offset6
1111	0000	trapvect8															
0111	SR	BaseR	offset6														
	R7 ← PC, PC ← M[ZEXT(trapvect8)]			M[BaseR + SEXT(offset6)] ← SR													