

**ECE 120 Third Midterm Exam
Spring 2016**

Tuesday, April 19, 2016

Name:	SOLUTIONS	NetID:	
Discussion Section:			
9:00 AM	<input type="checkbox"/>	AB1	
10:00 AM	<input type="checkbox"/>	AB2	
11:00 AM	<input type="checkbox"/>	AB3	
12:00 PM	<input type="checkbox"/>	AB4	
1:00 PM	<input type="checkbox"/>	AB5	<input type="checkbox"/> ABA
2:00 PM	<input type="checkbox"/>	AB6	
3:00 PM	<input type="checkbox"/>	AB7	<input type="checkbox"/> ABB
4:00 PM	<input type="checkbox"/>	AB8	<input type="checkbox"/> ABC
5:00 PM	<input type="checkbox"/>	AB9	<input type="checkbox"/> ABD


- Be sure that your exam booklet has 8 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.

Problem 1	19 points	_____
Problem 2	18 points	_____
Problem 3	22 points	_____
Problem 4	15 points	_____
Problem 5	26 points	_____

Total	100 points	_____
-------	------------	-------

Problem 1 (19 points): Memory

1. (12 points) Complete the logic diagram below for this 256 x 8 RAM constructed from 32 x 4 RAMs. **Clearly label all wires and components. Specifically:**
 - a. Give the size of the decoder and label its inputs and outputs.
 - b. Draw and label the address lines. *E.g. use $A[3:0]$ notation.*
 - c. Draw the CS input lines to the 32 x 4 RAMs.



2. (7 points) Consider a 32 x 32 RAM constructed using 16 x 8 RAM chips. **Note:** This part uses different RAMs than was used in part 1.

How many 16 x 8 RAM chip(s) are needed? 8

Specify the signal widths (number of bits) for each of the following external signals to the 32 x 32 RAM.

Data-In = 32 Address = 5 R/W = 1


Problem 2 (18 points): FSM Design

In this problem you will implement a **0101** sequence recognizer. The circuit has one input x , one output z , and the output is 1 if and only if the pattern **0101** has been detected in the input stream.

Example:

Input: $x = 0\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 1\ 0\ 1\ 1\ 0\ 1\ \dots$
 Output: $z = 0\ 0\ 0\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 0\ 0\ 1\ 0\ 0\ 0\ \dots$

1. (10 points) Draw the *Moore* state diagram, using as few states as possible. Label the states A, B, C, etc. and give the meaning of each state.




State	Meaning
A	- recognized
B	0 "
C	01 "
D	010 "
E	0101 "

2. (3 points) What is the **minimum** number of flip-flops needed to implement your circuit from part 1?


Answer 3

3. (5 points) Shown below is a 5-bit **shift register**, constructed with 5 positive-edge-triggered D flip-flops. Use this shift register and **only one gate** to implement a circuit which recognizes 0101 *just like the example at the top of the page*. Be sure to label input x and output z .



Problem 3 (22 points): FSM Circuit Analysis

The circuit below shows a 3-bit synchronous counter constructed using 3 negative-edge-triggered T flip-flops.




1. (5 points) Give Boolean expressions for the T_2 , T_1 , T_0 flip-flop inputs, each as a function of the state variables Q_2 , Q_1 , Q_0 .

$$T_2 = Q_2 Q_0 + Q_1 Q_0 \quad T_1 = Q_0 \overline{Q_2} \quad T_0 = 1$$

2. (9 points) Complete the following table.

Current State			Flip-Flop Inputs			Next State		
Q_2	Q_1	Q_0	T_2	T_1	T_0	Q_2^+	Q_1^+	Q_0^+
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	0
0	1	0	0	0	1	0	1	1
0	1	1	1	1	1	1	0	0
1	0	0	0	0	1	1	0	1
1	0	1	1	0	1	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	0	1	0	1	0

3. (5 points) Complete the state transition diagram.



4. (3 points) Assuming the start state is $Q_2 Q_1 Q_0 = 000$, in what sequence does this counter count?

$0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 5$

Problem 4 (15 points): Von Neumann model

1. (5 points) Which phase(s) of the instruction cycle access memory when processing the LEA instruction? Circle **ALL correct** answers. If a phase is not used at all in processing this instruction, *don't circle it*.

<input checked="" type="checkbox"/> FETCH	<input type="checkbox"/> DECODE	<input type="checkbox"/> EVALUATE ADDRESS
<input type="checkbox"/> FETCH OPERANDS	<input type="checkbox"/> EXECUTE	<input type="checkbox"/> STORE RESULT

2. (5 points) Which component(s) of the Von Neumann model are involved in processing the JMP instruction? Processing includes all phases of the instruction cycle. Circle **ALL correct** answers.

<input checked="" type="checkbox"/> MEMORY	<input checked="" type="checkbox"/> PROCESSING UNIT	<input checked="" type="checkbox"/> CONTROL UNIT	<input type="checkbox"/> INPUT	<input type="checkbox"/> OUTPUT
--	---	--	--------------------------------	---------------------------------

3. (5 points) Which component(s) of the Von Neumann model set the *GatePC* signal in the LC-3 datapath? Circle **ALL correct** answers.

<input type="checkbox"/> MEMORY	<input type="checkbox"/> PROCESSING UNIT	<input checked="" type="checkbox"/> CONTROL UNIT	<input type="checkbox"/> INPUT	<input type="checkbox"/> OUTPUT
---------------------------------	--	--	--------------------------------	---------------------------------

Problem 5 (26 points): LC-3 instructions

The following LC-3 program fragment, represented as four hexadecimal numbers, is stored in memory at the indicated locations and the following values are stored in registers:

Address	Instruction
x3FFF	xAFFE
x4000	x2001
x4001	x743F
x4002	x3002

Register	Value
R0	xF021
R1	xF023
R2	xF025
R3	xF027

1. (12 points) Complete the following table. (Refer to the LC-3 handout at the end of the exam.)

Address	Instruction	Binary instruction	RTL (Be specific to this instruction)
x3FFF	xAFFE	1010 111 111111110	$R7 \leftarrow M[M[PC - 2]]$ setcc
x4000	x2001	0010 000 00000001	$R0 \leftarrow M[PC + 1]$ set cc
x4001	x743F	0111 010 000 11111	$M[R0 - 1] \leftarrow R2$
x4002	x3002	0011 000 000000010	$M[PC + 2] \leftarrow R0$

2. (14 points) Assuming PC is initially set to x4000, trace the execution of the given program segment for **two** instruction cycles, filling in the table below. Write down the values stored in the PC, IR, MAR, MDR, R0, N, Z, and P registers **at the end of each instruction cycle**. Values for PC, IR, MAR, MDR, and R0 should be written in **hexadecimal**. Values for N, Z, and P should be written in **binary**.


PC	IR	MAR	MDR	R0	N	Z	P
x4001 x4001	x2001	x4002	x3002	x3002	0	0	1
x4002	x743F	x3001	xF025	x3002	0	0	1

LC-3 Instructions

ADD	0001	DR	SR1	0	00	SR2	ADD DR, SR1, SR2	LD	0010	DR	PCoffset9	LD DR, PCoffset9	
	DR ← SR1 + SR2, Setcc									DR ← M[PC + SEXT(PCoffset9)], Setcc			
ADD	0001	DR	SR1	1	imm5		ADD DR, SR1, imm5	LDI	1010	DR	PCoffset9	LDI DR, PCoffset9	
	DR ← SR1 + SEXT(imm5), Setcc									DR ← M[M[PC + SEXT(PCoffset9)]], Setcc			
AND	0101	DR	SR1	0	00	SR2	AND DR, SR1, SR2	LDR	0110	DR	BaseR	offset6	LDR DR, BaseR, offset6
	DR ← SR1 AND SR2, Setcc									DR ← M[BaseR + SEXT(offset6)], Setcc			
AND	0101	DR	SR1	1	imm5		AND DR, SR1, imm5	LEA	1110	DR	PCoffset9		LEA DR, PCoffset9
	DR ← SR1 AND SEXT(imm5), Setcc									DR ← PC + SEXT(PCoffset9), Setcc			
BR	0000	n	z	p	PCoffset9		BR(nzp) PCoffset9	NOT	1001	DR	SR	111111	NOT DR, SR
	((n AND N) OR (z AND Z) OR (p AND P)): PC ← PC + SEXT(PCoffset9)									DR ← NOT SR, Setcc			
JMP	1100	000	BaseR	000000			JMP BaseR	ST	0011	SR	PCoffset9		ST SR, PCoffset9
	PC ← BaseR									M[PC + SEXT(PCoffset9)] ← SR			
JSR	0100	1	PCoffset11				JSR PCoffset11	STI	1011	SR	PCoffset9		STI SR, PCoffset9
	R7 ← PC, PC ← PC + SEXT(PCoffset11)									M[M[PC + SEXT(PCoffset9)]] ← SR			
TRAP	1111	0000	trapvect8				TRAP trapvect8	STR	0111	SR	BaseR	offset6	STR SR, BaseR, offset6
	R7 ← PC, PC ← M[ZEXT(trapvect8)]									M[BaseR + SEXT(offset6)] ← SR			


NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

LC-3 FSM



NOTES
 B+off6: Base + SEXT(offset6)
 PC+off9: PC + SEXT(offset9)
 PC+off11: PC + SEXT(offset11)
 *OP2 may be SR2 or SEXT[imm5]

LC-3 Datapath



LD.CC = 1, updates status bits from system bus
 GateMARMUX = 1, MARMUX output is put onto system bus
 GateMDR = 1, MDR contents are put onto system bus
 GateALU = 1, ALU output is put onto system bus
 GatePC = 1, PC contents are put onto system bus

LD.MAR = 1, MAR is loaded
 LD.MDR = 1, MDR is loaded
 LD.IR = 1, IR is loaded
 LD.PC = 1, PC is loaded
 LD.REG = 1, register file is loaded
 LD.BEN = 1, updates Branch Enable (BEN) bit

MIO.EN = 1, Enables memory, chooses memory output for MDR input
 = 0, Disables memory, chooses system bus for MDR input
 R.W = 1, [MAR]<MDR when MIO.EN = 1
 = 0, MDR<[MAR] when MIO.EN = 1

MARMUX = 0, chooses ZEXT IR[7:0]
 = 1, chooses address output
 ADDR1MUX = 0, chooses PC
 = 1, chooses reg file SR1 OUT

ALUK = 00, ADD
 = 01, AND
 = 10, NOT A
 = 11, PASS A
 DRMUX = 00, chooses IR[11:9]
 = 01, chooses "11"
 = 10, chooses "110"

ADDR2MUX = 00, chooses "0...00"
 = 01, chooses SEXT IR[5:0]
 = 10, chooses SEXT IR[8:0]
 = 11, chooses SEXT IR[10:0]

PCMUX = 00, chooses PC + 1
 = 01, chooses system bus
 = 10, chooses address address output
 SR1MUX = 00, chooses IR[11:9]
 = 01, chooses IR[8:5]
 = 10, chooses "110"

LC-3 Datapath Control Signals