

**ECE 120 Third Midterm Exam
Spring 2016**

Tuesday, April 19, 2016

Name: _____	NetID: _____	
Discussion Section:		
9:00 AM	<input type="checkbox"/> AB1	
10:00 AM	<input type="checkbox"/> AB2	
11:00 AM	<input type="checkbox"/> AB3	
12:00 PM	<input type="checkbox"/> AB4	
1:00 PM	<input type="checkbox"/> AB5	<input type="checkbox"/> ABA
2:00 PM	<input type="checkbox"/> AB6	
3:00 PM	<input type="checkbox"/> AB7	<input type="checkbox"/> ABB
4:00 PM	<input type="checkbox"/> AB8	<input type="checkbox"/> ABC
5:00 PM	<input type="checkbox"/> AB9	<input type="checkbox"/> ABD


- **Be sure that your exam booklet has 8 pages.**
- **Write your name, netid and check discussion section on the title page.**
- **Do not tear the exam booklet apart.**
- **Use backs of pages for scratch work if needed.**
- **This is a closed book exam. You may not use a calculator.**
- **You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).**
- **Absolutely no interaction between students is allowed.**
- **Clearly indicate any assumptions that you make.**
- **The questions are not weighted equally. Budget your time accordingly.**
- **Show your work.**

Problem 1	19 points	_____
Problem 2	18 points	_____
Problem 3	22 points	_____
Problem 4	15 points	_____
Problem 5	26 points	_____

Total	100 points	_____
-------	------------	-------

Problem 1 (19 points): Memory

1. (12 points) Complete the logic diagram below for this 256 x 8 RAM constructed from 32 x 4 RAMs. **Clearly label all wires and components.** Specifically:
- Give the size of the decoder and label its inputs and outputs.
 - Draw and label the address lines. *E.g. use $A[3:0]$ notation.*
 - Draw the CS input lines to the 32 x 4 RAMs.



2. (7 points) Consider a 32 x 32 RAM constructed using 16 x 8 RAM chips. **Note:** This part uses different RAMs than was used in part 1.

How many 16 x 8 RAM chip(s) are needed? _____

Specify the signal widths (number of bits) for each of the following external signals to the 32 x 32 RAM.

Data-In = _____ Address = _____ R/W' = _____


Problem 2 (18 points): FSM Design

In this problem you will implement a **0101** sequence recognizer. The circuit has one input **x**, one output **z**, and the output is 1 if and only if the pattern **0101** has been detected in the input stream.

Example:

Input: **x** = 0 0 1 0 1 0 1 0 1 0 0 1 0 1 1 0 1 . . .
 Output: **z** = 0 0 0 0 1 0 1 0 1 0 0 0 0 1 0 0 0 . . .

- (10 points) Draw the *Moore* state diagram, using as few states as possible. Label the states A, B, C, etc. and give the meaning of each state.




State	Meaning
A	

- (3 points) What is the **minimum** number of flip-flops needed to implement your circuit from part 1?


Answer _____

- (5 points) Shown below is a 5-bit **shift register**, constructed with 5 positive-edge-triggered D flip-flops. Use this shift register and **only one gate** to implement a circuit which recognizes 0101 *just like the example at the top of the page*. Be sure to label input **x** and output **z**.



Problem 3 (22 points): FSM Circuit Analysis

The circuit below shows a 3-bit synchronous counter constructed using 3 negative-edge-triggered T flip-flops.




1. (5 points) Give Boolean expressions for the T_2 , T_1 , T_0 flip-flop inputs, each as a function of the state variables Q_2 , Q_1 , Q_0 .

$$T_2 = \underline{\hspace{2cm}} \quad T_1 = \underline{\hspace{2cm}} \quad T_0 = \underline{\hspace{2cm}}$$

2. (9 points) Complete the following table.

Current State			Flip-Flop Inputs			Next State		
Q_2	Q_1	Q_0	T_2	T_1	T_0	Q_2^+	Q_1^+	Q_0^+
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1	0	0						
1	0	1						
1	1	0						
1	1	1						

3. (5 points) Complete the state transition diagram.



4. (3 points) Assuming the start state is $Q_2Q_1Q_0=000$, in what sequence does this counter count?

Problem 4 (15 points): Von Neumann model

1. (5 points) Which phase(s) of the instruction cycle access memory when processing the LEA instruction? Circle **ALL correct** answers. If a phase is not used at all in processing this instruction, *don't circle it*.

FETCH

DECODE

EVALUATE ADDRESS

FETCH OPERANDS

EXECUTE

STORE RESULT

2. (5 points) Which component(s) of the Von Neumann model are involved in processing the JMP instruction? Processing includes all phases of the instruction cycle. Circle **ALL correct** answers.

MEMORY

PROCESSING UNIT

CONTROL UNIT

INPUT

OUTPUT

3. (5 points) Which component(s) of the Von Neumann model set the *GatePC* signal in the LC-3 datapath? Circle **ALL correct** answers.

MEMORY


PROCESSING UNIT

CONTROL UNIT

INPUT

OUTPUT

LC-3 FSM




NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

LC-3 Instructions

ADD	0001	DR	SR1	0	00	SR2	ADD DR, SR1, SR2	LD	0010	DR	PCOffset9	LD DR, PCOffset9	
	DR ← SR1 + SR2, Setcc									DR ← M[PC + SEXT(PCOffset9)], Setcc			
ADD	0001	DR	SR1	1	imm5		ADD DR, SR1, imm5	LDI	1010	DR	PCOffset9	LDI DR, PCOffset9	
	DR ← SR1 + SEXT(imm5), Setcc									DR ← M[M[PC + SEXT(PCOffset9)]], Setcc			
AND	0101	DR	SR1	0	00	SR2	AND DR, SR1, SR2	LDR	0110	DR	BaseR	offset6	LDR DR, BaseR, offset6
	DR ← SR1 AND SR2, Setcc									DR ← M[BaseR + SEXT(offset6)], Setcc			
AND	0101	DR	SR1	1	imm5		AND DR, SR1, imm5	LEA	1110	DR	PCOffset9	LEA DR, PCOffset9	
	DR ← SR1 AND SEXT(imm5), Setcc									DR ← PC + SEXT(PCOffset9), Setcc			
BR	0000	n	z	p	PCOffset9		BR(nzp) PCOffset9	NOT	1001	DR	SR	111111	NOT DR, SR
	((n AND N) OR (z AND Z) OR (p AND P)): PC ← PC + SEXT(PCOffset9)									DR ← NOT SR, Setcc			
JMP	1100	000	BaseR	000000			JMP BaseR	ST	0011	SR	PCOffset9		ST SR, PCOffset9
	PC ← BaseR									M[PC + SEXT(PCOffset9)] ← SR			
JSR	0100	1	PCOffset11				JSR PCOffset11	STI	1011	SR	PCOffset9		STI SR, PCOffset9
	R7 ← PC, PC ← PC + SEXT(PCOffset11)									M[M[PC + SEXT(PCOffset9)]] ← SR			
TRAP	1111	0000	trapvect8				TRAP trapvect8	STR	0111	SR	BaseR	offset6	STR SR, BaseR, offset6
	R7 ← PC, PC ← M[ZEXT(trapvect8)]									M[BaseR + SEXT(offset6)] ← SR			

LC-3 Datapath



LC-3 Datapath Control Signals

- LD.CC = 1, updates status bits from system bus
- GateMARMUX = 1, MARMUX output is put onto system bus
- LD.MDR = 1, MDR is loaded
- LD.IR = 1, IR is loaded
- LD.PC = 1, PC is loaded
- LD.REG = 1, register file is loaded
- LD.BEN = 1, updates Branch Enable (BEN) bit
- GateMADR = 1, MDR contents are put onto system bus
- GateALU = 1, ALU output is put onto system bus
- GatePC = 1, PC contents are put onto system bus

- MIO.EN = 1, Enables memory, chooses memory output for MDR input
- MIO.EN = 0, Disables memory, chooses system bus for MDR input
- R.W = 1, M[MAR]<MDR when MIO.EN = 1
- R.W = 0, MDR<M[AR] when MIO.EN = 1
- ALUK = 00, ADD
- ALUK = 01, AND
- ALUK = 10, NOT A
- ALUK = 11, PASS A
- DRMUX = 00, chooses IR[1:9]
- DRMUX = 01, chooses "111"
- DRMUX = 10, chooses "110"

Description

Signal

Description

- LD.MAR = 1, MAR is loaded
- LD.MDR = 1, MDR is loaded
- LD.IR = 1, IR is loaded
- LD.PC = 1, PC is loaded
- LD.REG = 1, register file is loaded
- LD.BEN = 1, updates Branch Enable (BEN) bit
- MARMUX = 0, chooses ZEXT IR[7:0]
- MARMUX = 1, chooses address output
- ADDR1MUX = 0, chooses PC
- ADDR1MUX = 1, chooses reg file SR1 OUT
- ADDR2MUX = 00, chooses "0..00"
- ADDR2MUX = 01, chooses SEXT IR[5:0]
- ADDR2MUX = 10, chooses SEXT IR[8:0]
- ADDR2MUX = 11, chooses SEXT IR[10:0]
- PCMUX = 00, chooses PC + 1
- PCMUX = 01, chooses system bus
- PCMUX = 10, chooses address output
- SR1MUX = 00, chooses IR[1:9]
- SR1MUX = 01, chooses IR[8:6]
- SR1MUX = 10, chooses "110"