### ECE 120 Third Midterm Exam Spring 2016

Tuesday, April 19, 2016

Name:		NetID:	
Discussion Section:			
9:00 AM	[] AB1		
10:00 AM	[] AB2		
11:00 AM	[] AB3		
12:00 PM	[] AB4		
1:00 PM	[] AB5	[] ABA	
2:00 PM	[] AB6		
3:00 PM	[] AB7	[] ABB	
4:00 PM	[] AB8	[] ABC	
5:00 PM	[] AB9	[] ABD	

- Be sure that your exam booklet has 8 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may <u>not</u> use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.

Problem 1	19 points	
Problem 2	18 points	
Problem 3	22 points	
Problem 4	15 points	
Problem 5	26 points	

Total

100 points

เร

# Problem 1 (19 points): Memory

- (12 points) Complete the logic diagram below for this 256 x 8 RAM constructed from 32 x 4 RAMs. Clearly label all wires and components. Specifically:
  - **a.** Give the size of the decoder and label its inputs and outputs.
  - **b.** Draw and label the address lines. *E.g. use A*[3:0] *notation*.
  - c. Draw the CS input lines to the 32 x 4 RAMs.



**2.** (7 points) Consider a 32 x 32 RAM constructed using 16 x 8 RAM chips. **Note**: This part uses different RAMs than was used in part 1.

How many 16 x 8 RAM chip(s) are needed?

Specify the signal widths (number of bits) for each of the following external signals to the 32 x 32 RAM.

Data-In = Address = R/W' =	
----------------------------	--

### Problem 2 (18 points): FSM Design

In this problem you will implement a **0101** sequence recognizer. The circuit has one input *x*, one output *z*, and the output is 1 if and only if the pattern **0101** has been detected in the input stream.

Example:

Input:	<b>x</b> = 0	0	1	0	1	0	1	0	1	0	0	1	0	1	1	0	1		
Output:	<b>z</b> = 0	0	0	0	1	0	1	0	1	0	0	0	0	1	0	0	0	•	•

**1.** (10 points) Draw the *Moore* state diagram, using as few states as possible. Label the states A, B, C, etc. and give the meaning of each state.



Meaning

**2.** (3 points) What is the **minimum** number of flip-flops needed to implement your circuit from part 1?

Answer

(5 points) Shown below is a 5-bit shift register, constructed with 5 positive-edge-triggered D flip-flops. Use this shift register and only one gate to implement a circuit which recognizes 0101 *just like the example at the top of the page*. Be sure to label input *x* and output *z*.



# Problem 3 (22 points): FSM Circuit Analysis

The circuit below shows a 3-bit synchronous counter constructed using 3 negative-edge-triggered **T flip-flops**.



**1.** (5 points) Give Boolean expressions for the T<sub>2</sub>, T<sub>1</sub>, T<sub>0</sub> flip-flop inputs, each as a function of the state variables Q<sub>2</sub>, Q<sub>1</sub>, Q<sub>0</sub>.



**2.** (9 points) Complete the following table.

Cu	rrent Sta	te	Flip-Flop Inputs			١	lext Stat	e
Q <sub>2</sub>	<b>Q</b> <sub>1</sub>	Qo	T <sub>2</sub>	T <sub>1</sub>	T <sub>0</sub>	$Q_2^+$	$\mathbf{Q}_{1}^{+}$	$\mathbf{Q_0}^+$
0	0	0						
0	0	1						
0	1	0						
0	1	1						
1	0	0						
1	0	1						
1	1	0						
1	1	1						

**3.** (5 points) Complete the state transition diagram.



**4.** (3 points) Assuming the start state is  $Q_2Q_1Q_0=000$ , in what sequence does this counter count?

### Problem 4 (15 points): Von Neumann model

1. (5 points) Which phase(s) of the instruction cycle access memory when processing the LEA instruction? Circle ALL correct answers. If a phase is not used at all in processing this instruction, *don't circle it*.

FETCH	DECODE	EVALUATE ADDRESS
FETCH OPERANDS	EXECUTE	STORE RESULT

2. (5 points) Which component(s) of the Von Neumann model are involved in processing the JMP instruction? Processing includes all phases of the instruction cycle. Circle ALL correct answers.

MEMORY PROCESSING UNIT	CONTROL UNIT	INPUT	OUTPUT
------------------------	--------------	-------	--------

**3.** (5 points) Which component(s) of the Von Neumann model set the *GatePC* signal in the LC-3 datapath? Circle **ALL correct** answers.

MEMORY	PROCESSING UNIT	CONTROL UNIT	INPUT	OUTPUT

### Problem 5 (26 points): LC-3 instructions

The following LC-3 program fragment, represented as four hexadecimal numbers, is stored in memory at the indicated locations and the following values are stored in registers:

Address	Instruction
x3FFF	XAFFE
x4000	x2001
x4001	x743F
x4002	x3002

Register	Value
R0	xF021
R1	xF023
R2	xF025
R3	xF027

1. (12 points) Complete the following table. (*Refer to the LC-3 handout at the end of the exam.*)

Address	Instruction	Binary instruction	RTL (Be specific to this instruction)
x3FFF	XAFFE	1010 111 111111110	R7 ← M[ M[ PC - 2 ] ] setcc
x4000	x2001		
x4001	x743F		
x4002	x3002		

(14 points) Assuming PC is initially set to x4000, trace the execution of the given program segment for two instruction cycles, filling in the table below. Write down the values stored in the PC, IR, MAR, MDR, R0, N, Z, and P registers at the end of each instruction cycle. Values for PC, IR, MAR, MDR, and R0 should be written in *hexadecimal*. Values for N, Z, and P should be written in *binary*.

PC	IR	MAR	MDR	R0	Ν	z	Ρ







LC-3 Instructions

ECE 120



uonduosed lenge	uonduosen peubic
LD.CC = 1, updates status bits from system bus bud metsys or or tug at tug to UMAAM, I = VUMAAMAMS CateMARAM is = 1, MARAW VOUT are put onto a system bus bud metsys of tug to tug to tug to tug metsys of tug bud metsys of tug to tug to tug to tug to tug we have bud metsys of tug to tug	LD.MAR I = MAR is loaded LD.MDR I = N.M.R is loaded LD.PC = 1, IR is loaded LD.PC = 1, PC is loaded LD.REG = 1, PC is loaded LD.REG = 1, register file is loaded LD.REG = 1, register file is loaded
= ۲, Enables memory, chooses memory, = ۵, Disables memory, chooses system bus for MDR input	(0:7) ALXIX Seconds , c = 0, chooses ZEXT IR(7:0) = (C:7) XUMAAM
r = N∃.OIM nedw ЯдМ->[ЯАМ]М , r =} W.Я r = N∃.OIM nedw [ЯАМ]М->ЯДМ , α =} W.Я	ADDR1MUX {= 1, chooses reg file SR1OUT = 0, chooses PC
DAA, 100 = A TON , 10 = A ZON , 11 = A S2A9 , 11 =	000" sesoons , 11 = = 01, chooses SEXT IR(5:0) = 10, chooses SEXT IR(5:0) = 10, choose SEXT IR(5:0) = 11, choose SEX = 000" = 00
= 10' crooses "110. = 01' crooses "111. = 00' crooses IR[11:6]	PCMUX = 01, chooses PC + 1 = 01, chooses system bus = 10. chooses address adder output
	= 10' ctrosses IR(11) = 01' ctrosses IR(13) = 00' ctrosses IR(13)