#### ECE 120 Third Midterm Exam Fall 2016

Tuesday, November 15, 2016

Name:		NetID:	
Discussion Section:			
9:00 AM			
10:00 AM			
11:00 AM	[] AB1	[] AB8	
12:00 PM	[] AB2	[] AB9	
1:00 PM	[] AB3	[ ] ABA	
2:00 PM	[] AB4	[ ] ABB	
3:00 PM	[] AB5		
4:00 PM	[] AB6	[] ABC	
5:00 PM	[] AB7	[] ABD	

• Be sure that your exam booklet has 8 pages.

- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last two pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.

Problem 1	16 points	
Problem 2	23 points	
Problem 3	15 points	
Problem 4	10 points	
Problem 5	16 points	

Total

80 points

## Problem 1 (16 points): FSM Design

In this problem you will implement a **011** sequence recognizer. The circuit has one input x, one output y, and the output is 1 if and only if the pattern **011** has been detected in the input stream.

Example:

Note that the output sequence is delayed by 1 clock cycle compared to the input sequence because the output is a function of the flip-flop outputs.

1. (11 points) Draw the *Moore* state diagram, labeling the output and inputs. Give the meaning of each state.



(5 points) Shown below is a 4-bit shift register, constructed with 4 positive-edge-triggered D flip-flops. Use this shift register and only one gate (NOT, AND, OR, NAND, NOR, XOR, or XNOR) to implement a circuit which recognizes 011 *just like the example at the top of the page*. Be sure to label input *x* and output *y*.



# Problem 2 (23 points): FSM Analysis

1. (13 points) The 3-bit binary up counter shown to the right has parallel load. If LOAD=1, the counter loads the input value  $L_2L_1L_0$  into  $Q_2Q_1Q_0$  in the next clock cycle; if LOAD=0,  $Q_2Q_1Q_0$  counts up.

Fill out the state-transition table below for state  $S_2S_1S_0$ . Start by filling out the LOAD column.

$S_2$	$S_1$	$S_0$	LOAD	$S_2^+$	$S_1^+$	$S_0^+$
0	0	0				
0	0	1				
0	1	0				
0	1	1				
1	0	0				
1	0	1				
1	1	0				
1	1	1				



2. (10 points) In this part, we use a 3-bit modulo-6 binary up counter  $Q_2Q_1Q_0$  (not shown in the figure) to light up the 7-segment LED display shown to the right. For example, the segment marked 'A' lights up if the input A=1.

In the table below, the sequence of states  $Q_2Q_1Q_0$  generated by the counter is given to you, starting with the state 001 in clock cycle #1.

Fill in the LED segments that light up in each clock cycle. The first one has been done for you.

cycle	#1	#2	#3	#4	#5	#6
$Q_2 Q_1 Q_0$	001	010	011	100	101	000
seven segment display	A B G C D	A F B E C D	A F B G E C D	A F B G E C D	A F B C D	A F B G E C D



#### Problem 3 (15 points): Memory

A careless engineer attempted to build a 16x2 RAM out of a 1:2 decoder and four 8x1 RAMs. The 16x2 RAM is intended to have two Data-In bits  $D_1D_0$ , four address bits  $A_3A_2A_1A_0$ , chip select CS, read/not-write R/W', and two Data-Out bits  $O_1O_0$ . Unfortunately, the engineer switched 3 pairs of connections compared to the conventional design. The mistakes are shown in the diagram as Errors 1 to 3.



1. (12 points) Suppose a user attempts to write (CS=1 and R/W'=0) into the faulty 16x2 RAM with data  $D_1D_0 = 01$  at address  $A_3A_2A_1A_0 = 0101$ . Indicate in the table below which of the 8x1 RAMs are accessed by circling YES or NO for each RAM. If an 8x1 RAM is accessed, also write down the 1-bit Data-In and the 3-bit address Addr[2:0] for that 8x1 RAM.

RAM #1			RAM #2	
	Accessed?	YES / NO		Accessed? YES / NO
Data-In	Addr[2:0] _		Data-In	Addr[2:0]
RAM #3			RAM #4	
	Accessed?	YES / NO		Accessed? YES / NO
Data-In	Addr[2:0] _		Data-In	Addr[2:0]

2. (3 points) If you want to make a functional 16x2 RAM by correcting the minimal number of errors, which error(s) must you fix?

Circle the error(s) that MUST be fixed: Error 1 Error 2 Error 3

#### Problem 4 (10 points): von Neumann Model

For each question, CIRCLE EXACTLY ONE ANSWER.

In the von Neumann model, where is the program stored? MAR PC processing output memory unit What is the first step of instruction processing in a computer based on the von Neumann model? EXECUTE READ DECODE FETCH INCREMENT **OPERANDS** PC Operands for instructions in a computer based on the von Neumann model can NOT be found in which of the following? PC tri-state register input memory buffers file Which of the following contains the address of the next instruction to be executed by the computer? PC ALU MDR IR MAR

In the von Neumann model, the memory includes which of the following?

MAR register KBDR FSM control file unit

# Problem 5 (16 points): LC-3 Interpretation and Assembly

The registers of an LC-3 proces	sor	R0	x0111	R4	bits	PC	x3001
currently have the values shown	n in the	R1	x3002	R5	bits	IR	xE622
table to the right.		R2	x1175	R6	bits	MAR	x3000
		R3	x3023	R7	bits	MDR	xE622
		-		-		_	
<b>T</b> I ( )   ( ) ( ) ( ) ( )	address		conte	nts	RTL	interpreta	tion
I he table to the right shows	x3000	111	0 0110 (	0010 00	10 R3	← PC +	x0022
some of the contents of the	x3001	011	0 0010 1	1100 00	01 R1	← M[R3	+ 1]
LC-3 processor's memory.	x3002	100	1 0100 (	0111 11	11 R2	← NOT R	1
When the bits represent	x3003	011	1 0100 1	1100 00	10 M[R	3 + 2]	← R2
instructions on interpretation	_		• • •	•			
has been provided for you in	x3023	000	0 1111 (	0000 01	01 PC	← PC +	xFF05
	x3024	000	1 0011 (	0001 01	00 (da	ta: x13	14)
NIL.	x3025	110	1 1010 1	1011 11	00 (da	ta: xDA	BC)
	x3026	000	0 0000 0	00 0000	00 (no	operat	ion)
	-						

### Here's the question:

The LC-3 processor **PROCESSES THREE INSTRUCTIONS**.

1. (7 points) Write a complete list of the sequence of values taken by the MAR register as the LC-3 processes these instructions. Use only as many lines as are necessary.

#1:	x3000 (initial value)	#5:
#2:_		#6:
#3:_		#7:
#4:_		#8:

2. (9 points) Complete the tables below with the FINAL values (after processing of three instructions) of each register and memory location. If you cannot know a particular value, write "bits." *Note: You must write your answers in hexadecimal.* 









LC-3 FSM

MAR <-PC PC<-PC+1 [INT]



LC-3 Datapath



Signal Description	Signal Description
LD.MAR = 1, MAR is loaded	LD.CC = 1, updates status bits from system bus
LD.MDR = 1, MDR is loaded LD.IR = 1, IR is loaded LD.PC = 1, PC is loaded ID.PEG = 1 remister file is loaded	GateMARMUX = 1, MARMUX output is put onto system bus GateMDR = 1, MDR contents are put onto system bus GateALLL = 1 ALLL output is put onto system bus
LD.REG1, register file is loaded LD.BEN1, updates Branch Enable (BEN) bit	GateALO = 1, ALO output is put onto system bus GatePC = 1, PC contents are put onto system bus
MARMINX $\int = 0$ , chooses ZEXT IR[7:0]	$MIO \in \mathbb{N} \int_{-\infty}^{\infty} = 1, \text{ Enables memory,}$
= 1, chooses address adder output	
ADDR1MUX $\begin{cases} = 0, \text{ chooses PC} \\ = 1, \text{ chooses reg file SR1OUT} \end{cases}$	$R.W \begin{cases} = 1, M[MAR] <-MDR when MIO.EN = 1 \\ = 0, MDR <-M[MAR] when MIO.EN = 1 \end{cases}$
ADDR2MUX = 00, chooses "000" = 01, chooses SEXT IR[5:0] = 11, chooses SEXT IR[8:0] = 11, chooses SEXT IR[10:0]	ALUK = 10, ADD = 01, AND = 10, NOT A = 11, PASS A
PCMUX {= 00, chooses PC + 1 = 01, chooses system bus = 10. chooses address adder output	$DRMUX \begin{cases} = 00, chooses IR[11:9] \\ = 01, chooses "111" \\ = 10, chooses "110" \end{cases}$
SR1MUX {= 00, chooses IR[11:9] = 01, chooses IR[8:6] = 10, chooses "110"	

LC3 ISA

#### LC-3 Datapath Control Signals