## ECE 120 Third Midterm Exam

Fall 2016
Tuesday, November 15, 2016


- Be sure that your exam booklet has 8 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last two pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten $8.5 \times 11$ " sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Show your work.

Problem 16 points $\qquad$
Problem 23 points $\qquad$
Problem 315 points $\qquad$
Problem 410 points $\qquad$
Problem 516 points $\qquad$
$\qquad$

## Problem 1 (16 points): FSM Design

In this problem you will implement a $\mathbf{0 1 1}$ sequence recognizer. The circuit has one input $\boldsymbol{x}$, one output $\boldsymbol{y}$, and the output is 1 if and only if the pattern 011 has been detected in the input stream.

Example:


```
Output: }\boldsymbol{y}=0.
```

Note that the output sequence is delayed by 1 clock cycle compared to the input sequence because the output is a function of the flip-flop outputs.

1. (11 points) Draw the Moore state diagram, labeling the output and inputs. Give the meaning of each state.


| State | Meaning |
| :---: | :--- |
| "Start" <br> 00 |  |
| 01 |  |
| 10 |  |
| 11 |  |


2. (5 points) Shown below is a 4-bit shift register, constructed with 4 positive-edge-triggered D flip-flops. Use this shift register and only one gate (NOT, AND, OR, NAND, NOR, XOR, or XNOR) to implement a circuit which recognizes 011 just like the example at the top of the page. Be sure to label input $\boldsymbol{x}$ and output $\boldsymbol{y}$.


## Problem 2 (23 points): FSM Analysis

1. (13 points) The 3-bit binary up counter shown to the right has parallel load. If $L O A D=1$, the counter loads the input value $L_{2} L_{1} L_{0}$ into $Q_{2} Q_{1} Q_{0}$ in the next clock cycle; if $L O A D=0, Q_{2} Q_{1} Q_{0}$ counts up.

Fill out the state-transition table below for state $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$. Start by filling out the LOAD column.

| $\mathrm{S}_{2}$ | $\mathrm{~S}_{1}$ | $\mathrm{~S}_{0}$ | LOAD | $\mathrm{S}_{2}{ }^{+}$ | $\mathrm{S}_{1}{ }^{+}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $\mathrm{~S}_{0}{ }^{+}$ |  |  |  |
| 0 | 0 | 1 |  |  |  |  |
| 0 | 1 | 0 |  |  |  |  |
| 0 | 1 | 1 |  |  |  |  |
| 1 | 0 | 0 |  |  |  |  |
| 1 | 0 | 1 |  |  |  |  |
| 1 | 1 | 0 |  |  |  |  |
| 1 | 1 | 1 |  |  |  |  |


2. (10 points) In this part, we use a 3-bit modulo-6 binary up counter $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ (not shown in the figure) to light up the 7 -segment LED display shown to the right. For example, the segment marked ' $A$ ' lights up if the input $A=1$.

In the table below, the sequence of states $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ generated by the counter is given to you, starting with the state 001 in clock cycle \#1.

Fill in the LED segments that light up in each
 clock cycle. The first one has been done for you.

| cycle | 1 | \#2 | \#3 | \#4 | \#5 | 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Q}_{2} \mathrm{Q}_{1} \mathrm{Q}_{0}$ | 001 | 010 | 011 | 100 | 101 | 000 |
| seven segment display |  |  |  |  |  |  |

## Problem 3 (15 points): Memory

A careless engineer attempted to build a 16x2 RAM out of a 1:2 decoder and four 8x1 RAMs. The $16 \times 2$ RAM is intended to have two Data-In bits $D_{1} D_{0}$, four address bits $A_{3} A_{2} A_{1} A_{0}$, chip select CS, read/not-write R/W', and two Data-Out bits $\mathrm{O}_{1} \mathrm{O}_{0}$. Unfortunately, the engineer switched 3 pairs of connections compared to the conventional design. The mistakes are shown in the diagram as Errors 1 to 3.


1. (12 points) Suppose a user attempts to write ( $C S=1$ and $R / W^{\prime}=0$ ) into the faulty $16 \times 2$ RAM with data $D_{1} D_{0}=01$ at address $A_{3} A_{2} A_{1} A_{0}=0101$. Indicate in the table below which of the $8 \times 1$ RAMs are accessed by circling YES or NO for each RAM. If an 8x1 RAM is accessed, also write down the 1-bit Data-In and the 3-bit address Addr[2:0] for that $8 \times 1$ RAM.

| RAM \#1 |  |  | RAM \#2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Accessed? | YES / NO |  | Accessed | YES / NO |
| Data-In | Addr[2:0] |  | Data-In | Addr[2:0] |  |
| RAM \#3 | Accessed? YES / NO |  | RAM \#4 |  |  |
|  |  |  |  | Accessed | YES / NO |
| Data-In | Addr[2:0] |  | Data-In | Addr[2:0] |  |

2. (3 points) If you want to make a functional $16 \times 2$ RAM by correcting the minimal number of errors, which error(s) must you fix?

Circle the error(s) that MUST be fixed: Error 1 Error 2 Error 3

## Problem 4 (10 points): von Neumann Model

For each question, CIRCLE EXACTLY ONE ANSWER.

In the von Neumann model, where is the program stored?

```
processing output MAR PC memory
unit
```

What is the first step of instruction processing in a computer based on the von Neumann model?
EXECUTE READ DECODE FETCH INCREMENT

OPERANDS
PC

Operands for instructions in a computer based on the von Neumann model can NOT be found in which of the following?

| memory | tri-state <br> buffers | register <br> file |
| :--- | :--- | :--- | input PC

Which of the following contains the address of the next instruction to be executed by the computer?
ALU
MDR
PC
IR
MAR

In the von Neumann model, the memory includes which of the following?

| MAR | register <br> file | KBDR | FSM |
| :--- | :--- | :--- | :--- | | control |
| :--- |
| unit |

## Problem 5 (16 points): LC-3 Interpretation and Assembly

The registers of an LC-3 processor currently have the values shown in the table to the right.

The table to the right shows some of the contents of the LC-3 processor's memory.

When the bits represent instructions, an interpretation has been provided for you in RTL.

| R0 | x0111 |
| :---: | :---: |
| R1 | x3002 |
| R2 | x1175 |
| R3 | x3023 |


| R4 | bits |
| :--- | :--- |
| R5 | bits |
| R7 | bits |
|  | bits |
|  |  |


| PC | $x 3001$ |
| ---: | :---: |
| IR | $x E 622$ |
| MAR | $x 3000$ |
| MDR | $x E 622$ |
|  |  |


| address | contents |  |  |  | RTL interpretation |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x3000 | 1110 | 0110 | 0010 | 0010 | R3 $\leftarrow$ | PC + | X0 | 022 |
| $\times 3001$ | 0110 | 0010 | 1100 | 0001 | R1 $\leftarrow$ | M [R3 | + | $1]$ |
| x3002 | 1001 | 0100 | 0111 | 1111 | R2 $\leftarrow$ | NOT | R1 |  |
| x3003 | 0111 | 0100 | 1100 | 0010 | M [R3 | + 2] | $\leftarrow$ | R2 |



## Here's the question:

The LC-3 processor PROCESSES THREE INSTRUCTIONS.

1. (7 points) Write a complete list of the sequence of values taken by the MAR register as the LC-3 processes these instructions. Use only as many lines as are necessary.

\#5: $\qquad$
\#6: $\qquad$
\#7: $\qquad$
\#8: $\qquad$
2. (9 points) Complete the tables below with the FINAL values (after processing of three instructions) of each register and memory location. If you cannot know a particular value, write "bits." Note: You must write your answers in hexadecimal.


## LC-3 Instructions



## LC-3 FSM




