ECE 198JL Second Midterm Exam Spring 2013

Tuesday, March 5th, 2013

Name:		NetID:
Discussion Section:	1	
10:00 AM 11:00 AM	[] JD1 [] JD2	
2:00 PM 4:00 PM	[] JD3 [] JD4	

- Be sure your exam booklet has 10 pages.
- Be sure to write your name and lab section on the first page.
- Do not tear the exam booklet apart; you can only detach the last page.
- We have provided Boolean properties at the back.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed one handwritten 8.5 x 11" sheet of notes.
- Absolutely no interaction between students is allowed.
- Be sure to clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.
- Don't panic, and good luck!

Problem 1	11 points:	
Problem 2	14 points:	
Problem 3	15 points:	
Problem 4	10 points:	
Problem 5	22 points:	
Problem 6	18 points:	
Problem 7	10 points:	

Total 100 points:

Problem 1 (11 pts): Boolean algebra

1. Simplify expression y'(x'z+y'z)'. Write each step separately in the space provided. Name the property used for each step. First step is already written for you. (Refer to Boolean algebra properties on the last page of the exam booklet.)

y'(x'z+y'z)' =		y'(x'z)'(y'z)) ′	Property <u>DeMorgan</u>
=				
=				
=				
=	:			
=				
=	:			
_				

2. Prove by **perfect induction** consensus property: xy + yz + x'z = xy + x'z

3. Write dual for $x+y' zx' + 0 \cdot x$. Do not simplify.

Answer:

4. Let $f(w, x, y, z) = m_9$. Find its dual and write it in M_i notation.

Answer: _____

Problem 2 (14 pts): Canonical forms

A committee has members A, B, and C. Variables a, b, c have value 1 iff A, B, C respectively vote in favor of a proposal. Design a combinational circuit whose output g is 1 iff there is a majority in favor.

1. Fill in truth table.

a	b	с	g
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

2. Using above table, write **canonical SOP** representation using **literals**.

Answer: _____

3. Using above table, write canonical SOP representation using minterm notation m_i.

Answer:

4. Using above table, write **canonical POS** representation using **literals**.

Answer: _____

- Using above table, write canonical POS representation using maxterm notation M_i.
 Answer: ______
- 6. For function f(a, b, c, d) = a'bc+a'cd', write corresponding canonical SOP.

Answer: _____

7. For function g(w, x, y, z) = (w+x')(w+x'+y+z'), write corresponding **canonical POS**. Answer: ______

Problem 3 (15 pts): Function simplification

Consider a 4-variable Boolean function f(w, x, y, z) given by its K-map (drawn twice):

УZ						У	Z				
		00	01	11	10			00	01	11	10
	00	Х	0	1	1		00	Х	0	1	1
TAT X	01 1 0 1 X	IN X	01	1	0	1	Х				
VV 2 1	11	1	1	0	0	W 21	11	1	1	0	0
	10	0	Х	0	1		10	0	Х	0	1

1. List the essential prime implicants.

Answer: _____

2. Give a minimal SOP expression for f (w, x, y, z) and show the corresponding loops on the <u>left map</u>.



3. Give a minimal POS expression for f (w, x, y, z) and show the corresponding loops on the <u>right map</u>.

Answer:

4. Do your answers to **Part 2** and **Part 3** represent the same Boolean function? Justify your answer.

5. Let $g(x, y, z) = x(y \oplus z)$. Fill in its K-map on the right and write **minimal POS** below. Show the corresponding loops.



Answer: _____

Problem 4 (10 pts): 2-level circuits

1. Implement Boolean function g (a, b, c, d) =ac' d+ab' +c as a two-level network using AND and OR gates only. Assume that inverted inputs are available. Draw the circuit.

2. Re-implement the same function using NAND gates only. Do not use more than 6 NAND gates. Assume that inverted inputs are available. Draw the circuit.

3. Re-implement the same function using a **4:1 MUX** and no more than **one extra gate**. Assume that inverted inputs are available. Draw the circuit. Show your work. *Hint:* Draw K-map.



Problem 5 (22 pts): Combinational logic design

Part A. An n-bit arithmetic unit takes inputs $A=a_{n-1} \dots a_0$ and $B=b_{n-1} \dots b_0$, interpreted as the n-bit two's-complement representations of numbers.



The control signals are k_1 , k_0 , and c_0 (the carry-in to stage 0). At each stage *i*, the inputs to the full adder are

- $\begin{array}{rcl} p_{i} &=& a_{i}k_{1}\,{}^{\prime}\,k_{0}\,\,+\,\,b_{i}k_{1} \\ q_{i} &=& a_{i}k_{1}\,{}^{\prime}\,k_{0}\,{}^{\prime}\,\,+\,\,b_{i}k_{1}\,\,+\,\,b_{i}\,{}^{\prime}\,k_{0} \end{array}$
- **1.** Determine the function of A and B produced by each of the following combinations of control signals:
- **2.** Determine the values for the control signals to produce each of the following functions:

$k_1 \ k_0 \ c_0$	Function	Function	\mathbf{k}_1	\mathbf{k}_0	c ₀
0 1 1		A plus 1			
1 0 0		B minus 1			

Hint: write out truth tables for p_i and q_i as functions of k_1 and k_0 .

3. Write c_0 as a function of k_1 and k_0 .

Answer: $_c_0 = _$

Part B. You are designing a Full Subtractor (FS) circuit. The FS has inputs x_i , y_i , and a borrow input b_i . There are two outputs: difference d_i and borrow-out b_{i+1} .



The FS cell should be designed so that the n-bit subtractor network shown above correctly computes D=X-Y, where $X = x_{n-1} \dots x_1 x_0$ and $Y = y_{n-1} \dots y_1 y_0$ are nonnegative n-bit binary numbers. Assume $X \ge Y$.

Exam	ples	s for $n=3$:			
Х		$x_2 x_1 x_0$		101	100
- Y	-	Y2Y1Y0	_	011	- 001
D		$d_2d_1d_0$		010	011

1. Draw K-maps for d_i and for b_{i+1} . *Hint:* Remember that b_{i+1} and d_i are functions of only the 3 inputs: x_i , y_i , b_i . Try some examples, and start with the rightmost FS cell.



2. Give minimal POS expressions for d_i and for b_{i+1} .

b_{i+1} = _____

di	=							

- 3. Implement circuit for computing d_i value using XOR gate(s) only.

Problem 6 (18 pts): Sequential logic components

Part A. Shown below is the logic diagram of a gated D latch. It consists of 4 NAND gates and an inverter. It has 2 inputs: D and C.



1. Complete the next-state table for this latch circuit.

С	D	Q+
0	0	
0	1	
1	0	
1	1	

2. Express next state Q+ as a function of C, D, and Q.

Answer: _____

Part B. Complete the design of a 3-bit register that performs the operations listed in the table to the right. Parallel load inputs are labeled and indexed as P_i . Serial input is labeled as S_{in} . You may use inputs without drawing the wires, just write the appropriate labels at the MAX inputs.

F ₁	F ₀	Operation
0	0	Parallel load
0	1	Circular shift right
1	0	Logical shift left
1	1	No change



Problem 7 (10 pts): Program analysis

Consider the following C program:

```
#include <stdio.h>
int main()
{
   unsigned int a,b,c;
   int function;
   int notfirst=0;
   for (a = 0; a \le 1; a = a + 1)
   {
      for (b = 0; b \le 1; b = b + 1)
      {
         for (c = 0; c \le 1; c = c + 1)
         {
            function = a \& (b | \sim c);
            if (function)
            {
                 if (notfirst) printf("+");
                 if (a) printf("a"); else printf("a'");
                 if (b) printf("b"); else printf("b'");
                 if (c) printf("c"); else printf("c'");
                 notfirst = 1;
            }
         }
      }
   }
   printf("\n");
   return 0;
}
```

- **1.** Write down EXACTLY the formatted text that will be printed on the terminal screen by the program.
- 2. Explain in one sentence the function of the program; that is, what does it print?

Boolean algebra properties

Commutativity $x \cdot y = y \cdot x$ x + y = y + xAssociativity $(x \cdot y) \cdot z = x \cdot (y \cdot z)$ (x + y) + z = x + (y + z)Distributivity $\mathbf{x} \cdot (\mathbf{y} + \mathbf{z}) = \mathbf{x} \cdot \mathbf{y} + \mathbf{x} \cdot \mathbf{z} \qquad \mathbf{x} + \mathbf{y} \cdot \mathbf{z} = (\mathbf{x} + \mathbf{y}) \cdot (\mathbf{x} + \mathbf{z})$ Idempotence x + x = x $\mathbf{X} \cdot \mathbf{X} = \mathbf{X}$ Identity $x \cdot 1 = x$ x + 0 = xNull $\mathbf{x} \cdot \mathbf{0} = \mathbf{0}$ x + 1 = 1Complementarity $\mathbf{x} \cdot \mathbf{x'} = 0$ x + x' = 1Involution (x')' = xDeMorgan's $(\mathbf{x} \cdot \mathbf{y})' = \mathbf{x}' + \mathbf{y}'$ $(x + y)' = x' \cdot y'$ Absorption $x \cdot (x + y) = x$ $x + x \cdot y = x$ No-Name $\mathbf{x} \cdot (\mathbf{x'} + \mathbf{y}) = \mathbf{x} \cdot \mathbf{y}$ $x + x' \cdot y = x + y$ $x \cdot y + y \cdot z + x' \cdot z =$ Consensus $(x+y) \cdot (y+z) \cdot (x'+z) =$ $(x+y) \cdot (x'+z)$ $x \cdot y + x' \cdot z$