#### ECE 120 Final Exam Spring 2016

Friday, May 13, 2016

Name:		NetID:	
Discussion Section:			
9:00 AM	[] AB1		
10:00 AM	[] AB2		
11:00 AM	[] AB3		
12:00 PM	[] AB4		
1:00 PM	[] AB5	[] ABA	
2:00 PM	[] AB6		
3:00 PM	[] AB7	[] ABB	
4:00 PM	[] AB8	[] ABC	
5:00 PM	[] AB9	[] ABD	

- Be sure that your exam booklet has 12 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may <u>not</u> use a calculator.
- You are allowed two handwritten 8.5 x 11" sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.

Problem 1	16 points	
Problem 2	11 points	
Problem 3	19 points	
Problem 4	15 points	
Problem 5	22 points	
Problem 6	20 points	
Problem 7	22 points	

Total 125 points

### Problem 1 (16 points): Binary Representation and Operations

 (12 points) Suppose an 8-bit processor performs 2's complement arithmetic addition and subtraction and generates the following one-bit condition codes: P for *positive*, N for *negative*, O for *overflow*, and C for *carryout* bit. For each of the operations below, give the result of the operation (in hexadecimal with correct number of digits) as performed by this processor and give the value of the condition code bits (in binary) after the operation is complete.

Operation	Result of arithmetic operation (in hexadecimal)	Ρ	Ν	0	С
10000000 - 00011011					
10101010 + 11101110					
11000101 + 00111011					

**2.** (4 points) Suppose a 24-bit instruction takes the following format:

OPCODE DR SR1 SR2 UNUSED					
	OPCODE	DR	SR1	SR2	UNUSED

**a.** If there are 40 opcodes and 24 registers, what is the **minimum** number of bits required to represent:

the opcodes? \_\_\_\_\_ bits

the source register 1 (SR1)? \_\_\_\_\_ bits

b. What is the maximum number of UNUSED bits in this instruction encoding?

Answer: \_\_\_\_\_\_bits

**c.** If during a complete re-design of the ISA there are 3 times the number of opcodes we had before, how many **additional bits** would be required to represent the opcodes?

Answer: \_\_\_\_\_ additional bits

## Problem 2 (11 points): Synchronous Counter

Using D flip-flops, design a 3-bit counter that counts in the following sequence: 1, 5, 2, 6, 7, 1 ...

**1.** (8 points) The current state of the counter is denoted by  $S_2S_1S_0$ . Fill in the K-maps for  $S_2^+$ ,  $S_1^+$  and  $S_0^+$  using don't cares whenever possible.



**2.** (3 points) Write **minimal SOP** Boolean expressions for  $S_{2^+}$ ,  $S_{1^+}$ , and  $S_{0^+}$ .



S<sub>0</sub><sup>+</sup> =

#### Problem 3 (19 points): Combinational logic structures

Consider the Boolean function  $F(a,b,c) = OR(m_1, m_3, m_6, m_7)$ , where  $m_i$  is minterm *i*.

1. (4 points) Let G(a,b,c) be equal to F(a,b,c), except that input abc=101 will never arise. Give a minimal 2-level NAND gate implementation of G. *Complemented inputs are available*.



(15 points) For each of the following circuits, does it implement
F(a,b,c) = OR(m<sub>1</sub>, m<sub>3</sub>, m<sub>6</sub>, m<sub>7</sub>)? For each circuit, circle 'Yes' or 'No'.

Note: There is a guessing penalty: +3 for correct, 0 for blank, -2 for wrong.



## Problem 4 (15 points): The LC-3 microprocessor

**1.** (3 points) List the state numbers that implement the entire instruction cycle of the LC-3 *STI instruction.* 

Answer:

(12 points) Complete the following table by entering values (0, 1, or X) for the LC-3 microinstructions at ROM addresses 4 and 7.
Note: If the answer is '*don't care*' then you **must use** '*X*'.

7	4	ROM Address
		IRD
		COND(3)
		J(6)
		LD.BEN
		LD.MAR
		LD.MDR
		LD.IR
		LD.PC
		LD.REG
		LD.CC
		GateMARMUX
		GateMDR
		GateALU
		GatePC
		MARMUX
		PCMUX(2)
		ADDR1MUX
		ADDR2MUX(2)
		DRMUX(2)
		SR1MUX(2)
		ALUK(2)
		MIO.EN
		R.W

#### Problem 5 (22 points): The LC-3 microprocessor

In this problem we introduce a new instruction to the LC-3 instruction set, called **ANDMI**: AND from Memory with Immediate data.

ANDMI DR, SR, imm5

**ANDMI** has opcode 1101. It computes the bitwise AND of sext(imm5) and the memory word whose address is in register SR, and puts the result in the DR. **ANDMI** then sets the condition codes. The RTL is:

#### DR ← M[ R( IR[8:6] ) ] AND sext(imm5), Setcc

1. (4 points) Give the binary encoding of the instruction ANDMI R3, R4, #-15

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										1					

2. (2 points) Why would IR[5]=0 in the ANDMI instruction not work?

**3.** (8 points) In RTL form, give the sequence of **4 microinstructions** that implement the **ANDMI** instruction **after the decode state**. If needed, you may use register R6 as a temporary register.

Answer:

4. (2 points) The execute phase of ANDMI starts at what control ROM address?

Answer:

(Answer in **binary** with the **correct number of bits**)

## **Problem 5 (continued)**

5. (6 points) Draw the state diagram for **ANDMI**, *including the state numbers* after the decode state. When you need *additional* states, state numbers 51, 52, 53, and 54 are available for your use.

Note:  $51_{10} = 110011_2$ ,  $52_{10} = 110100_2$ ,  $53_{10} = 110101_2$ ,  $54_{10} = 110110_2$ .

# Problem 6 (20 points): LC-3 Assembly Program Analysis

1. (10 points) The following LC-3 program implements a guessing game. Complete the flowchart on the right for the same program.

	.ORIG	x3000
OUTER	LEA	R0, GUESS
	PUTS	
	LEA	R1, SECRET
INNER	LDR	R2, R1, #0
	BRz	DONE
	ADD	R1, R1, #1
	GETC	
	OUT	
	NOT	R0, R0
	ADD	R0, R0, #1
	ADD	R0, R0, R2
	BRz	INNER
	LD	R0, NEWLINE
	OUT	
	BRnzp	OUTER
DONE	HALT	
NEWLINE	.FILL	x0A
SECRET	.STRINGZ	"BYTE"
GUESS	.STRINGZ	"Guess: "
	.END	



**2.** (10 points) Write down exactly what this program prints to screen when the user runs the program and enters **BITBYTE** using a keyboard. Note that GETC inputs a character from the keyboard but does not print anything to the screen.

#### Problem 7 (22 points): LC-3 Machine Code Debugging

**1.** (2 points) Define the Hamming weight of a value to be the number of 1s in its binary representation.

Write down the Hamming weight of the 16-bit value xECEB as a decimal number:

- **2.** (20 points) The snippet of LC-3 machine code shown below is intended to compute the Hamming weight of a 16-bit value that is already provided in R1. The register usage is described now.
  - R1: initially contains the 16-bit value
  - R2: is used as a loop variable
  - R3: will contain the result (Hamming weight of the initial value in R1)

Unfortunately, there is exactly 1 bit in error in each LC-3 machine code instruction. First translate the original machine code exactly into original assembly code (leaving the errors in). Then debug the machine code by circling the bit error in each line and writing down the corrected assembly code. The first three lines and the last line have been completed for you.

Original Machine Code	Original Assembly Code	Corrected Assembly Code
00001 010 010 1 00000	ADD R2,R2,#0	AND R2,R2,#0
0001 010 010 1 ①1111	ADD R2,R2,#-1	ADD R2,R2,#15
0101 ①11 011 1 00000	AND R7,R3,#0	AND R3,R3,#0
0101 001 001 1 00000		
0000 011 000000000		
0001 011 010 1 00001		
0001 001 001 1 00001		
0001 010 010 1 11101		
0000 ①11 111111010	BRnzp #-6	BRzp #-6



x + y = y + x	(x + y) + z = x + (y + z)	x + yz = (x + y)(x + z)	X = X + X	x + 0 = x	x + 1 = 1	x + x' = 1	x')' = x	$(x + y)' = x' \cdot y'$	$x + x \cdot y = x$	$\mathbf{X} + \mathbf{X}' \mathbf{y} = \mathbf{X} + \mathbf{y}$	$x \cdot y + y \cdot z + x' \cdot z = x \cdot y + x' \cdot z$	ooint format	
$x \cdot y = y \cdot x$	$(x \cdot y) \cdot z = x \cdot (y \cdot z)$	$x \cdot (y + z) = xy + xz$	X = X·X	×-1 = ×	X-0 = 0	x·x' = 0		$(x \cdot y)' = x' + y'$	x (x + y) = x	x (x' + y) = x y	$(x+y) \cdot (y+z) \cdot (x'+z) = (x'+z)$	IEEE 754 32-bit floating <b>p</b>	
Commutativity	Associativity	Distributivity	ldempotence	Identity	Null	Complementarity	Involution	DeMorgan's	Absorption	No-Name	Consensus		





The actual number represented in this format is:

where  $1 \le exponent \le 254$  for normalized representation.











LC-3 FSM

11





LC-3 Datapath