ECE 120 Final Exam
Spring 2016
Friday, May 13, 2016


- Be sure that your exam booklet has 12 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed two handwritten $8.5 \times 11$ " sheet of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.

| Problem 1 | 16 points |  |
| :--- | :--- | :--- |
| Problem 2 | 11 points |  |
| Problem 3 | 19 points |  |
| Problem 4 | 15 points | $\square$ |
| Problem 5 | 22 points | $\square$ |
| Problem 6 | 20 points | $\square$ |
| Problem 7 | 22 points |  |

$\qquad$

## Problem 1 (16 points): Binary Representation and Operations

1. (12 points) Suppose an 8-bit processor performs 2's complement arithmetic addition and subtraction and generates the following one-bit condition codes: $\mathbf{P}$ for positive, $\mathbf{N}$ for negative, $\mathbf{O}$ for overflow, and $\mathbf{C}$ for carryout bit. For each of the operations below, give the result of the operation (in hexadecimal with correct number of digits) as performed by this processor and give the value of the condition code bits (in binary) after the operation is complete.

| Operation | Result of arithmetic operation <br> (in hexadecimal) | $\mathbf{P}$ | $\mathbf{N}$ | $\mathbf{O}$ | $\mathbf{C}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $10000000-00011011$ |  |  |  |  |  |
| $10101010+11101110$ |  |  |  |  |  |
| $11000101+00111011$ |  |  |  |  |  |

2. (4 points) Suppose a 24 -bit instruction takes the following format:

| OPCODE | DR | SR1 | SR2 | UNUSED |
| :---: | :---: | :---: | :---: | :---: |

a. If there are 40 opcodes and 24 registers, what is the minimum number of bits required to represent:
the opcodes? $\qquad$ bits
the source register 1 (SR1)? $\qquad$ bits
b. What is the maximum number of UNUSED bits in this instruction encoding?

Answer: $\qquad$ bits
c. If during a complete re-design of the ISA there are 3 times the number of opcodes we had before, how many additional bits would be required to represent the opcodes?

Answer: $\qquad$ additional bits

## Problem 2 (11 points): Synchronous Counter

Using D flip-flops, design a 3-bit counter that counts in the following sequence: $1,5,2,6,7,1 \ldots$

1. (8 points) The current state of the counter is denoted by $\mathrm{S}_{2} \mathrm{~S}_{1} \mathrm{~S}_{0}$. Fill in the K -maps for $\mathrm{S}_{2}{ }^{+}$, $\mathrm{S}_{1}{ }^{+}$and $\mathrm{S}_{0}{ }^{+}$using don't cares whenever possible.



2. (3 points) Write minimal SOP Boolean expressions for $\mathrm{S}_{2}{ }^{+}, \mathrm{S}_{1}{ }^{+}$, and $\mathrm{S}_{0}{ }^{+}$.

$$
\begin{aligned}
& \mathrm{S}_{2}^{+}= \\
& \mathrm{S}_{1}^{+}= \\
& \mathrm{S}_{0}{ }^{+}=
\end{aligned}
$$

## Problem 3 (19 points): Combinational logic structures

Consider the Boolean function $\mathbf{F}(\mathbf{a}, \mathbf{b}, \mathbf{c})=\mathbf{O R}\left(\mathbf{m}_{1}, \mathbf{m}_{3}, \mathbf{m}_{6}, \mathbf{m}_{7}\right)$, where $m_{i}$ is minterm $i$.

1. (4 points) Let $G(a, b, c)$ be equal to $F(a, b, c)$, except that input abc=101 will never arise. Give a minimal 2-level NAND gate implementation of $G$. Complemented inputs are available.

2. (15 points) For each of the following circuits, does it implement $\mathbf{F}(\mathbf{a}, \mathbf{b}, \mathbf{c})=\mathbf{O R}\left(\mathbf{m}_{1}, \mathbf{m}_{3}, \mathbf{m}_{6}, \mathrm{~m}_{7}\right)$ ? For each circuit, circle 'Yes' or 'No'.

Note: There is a guessing penalty: +3 for correct, 0 for blank, -2 for wrong.
(a) Yes No

(b) Yes No

(c) Yes No

(d) Yes No

(e) Yes No


Problem 4 (15 points): The LC-3 microprocessor

1. (3 points) List the state numbers that implement the entire instruction cycle of the LC-3 STI instruction.

Answer: $\qquad$
2. (12 points) Complete the following table by entering values ( 0,1 , or $X$ ) for the LC-3 microinstructions at ROM addresses 4 and 7.
Note: If the answer is 'don't care' then you must use ' $X$ '.

|  |  | $\begin{aligned} & \widehat{\aleph} \\ & \sum_{0}^{0} \\ & 0 \end{aligned}$ | $\stackrel{\text { ¢ }}{\sim}$ |  | $\mathfrak{l}$ |  | $\frac{\underline{x}}{\underline{\partial}}$ |  | $\begin{array}{\|l\|l} \substack{\underset{\sim}{w} \\ \underset{\sim}{0} \\ \dot{O}} \\ \hline 0.0 \end{array}$ | $\begin{aligned} & 3 \\ & \hline \end{aligned}$ | Nos | $\left\lvert\, \begin{aligned} & \vec{\rightharpoonup} \\ & \stackrel{\rightharpoonup}{\breve{d}} \\ & \stackrel{\rightharpoonup}{0} \\ & 0 \end{aligned}\right.$ | $\left.\begin{array}{\|c} 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \end{array} \right\rvert\,$ | $\left\lvert\, \begin{aligned} & \underset{X}{X} \\ & \sum_{\underset{N}{N}}^{\substack{x}} \end{aligned}\right.$ |  |  |  |  |  | $\begin{aligned} & \frac{\grave{y}}{3} \\ & \overrightarrow{3} \end{aligned}$ |  | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Problem 5 (22 points): The LC-3 microprocessor

In this problem we introduce a new instruction to the LC-3 instruction set, called ANDMI: AND from Memory with Immediate data.

> ANDMI DR, SR, imm5

ANDMI has opcode 1101. It computes the bitwise AND of sext(imm5) and the memory word whose address is in register SR, and puts the result in the DR. ANDMI then sets the condition codes. The RTL is:

$$
D R \leftarrow M[R(I R[8: 6])] \text { AND sext(imm5), Setcc }
$$

1. (4 points) Give the binary encoding of the instruction ANDMI R3, R4, \#-15

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


|  |  |  |  |  |  |  |  |  |  | 1 |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

2. (2 points) Why would IR[5]=0 in the ANDMI instruction not work?

Answer: $\qquad$
$\qquad$
3. (8 points) In RTL form, give the sequence of 4 microinstructions that implement the ANDMI instruction after the decode state. If needed, you may use register R6 as a temporary register.

Answer: $\qquad$
$\qquad$
$\qquad$
$\qquad$
4. (2 points) The execute phase of ANDMI starts at what control ROM address?

Answer: $\qquad$ (Answer in binary with the correct number of bits)

## Problem 5 (continued)

5. (6 points) Draw the state diagram for ANDMI, including the state numbers after the decode state. When you need additional states, state numbers 51,52,53, and 54 are available for your use.

Note: $51_{10}=110011_{2}, 52_{10}=110100_{2}, 53_{10}=110101_{2}, 54_{10}=110110_{2}$.

## Problem 6 (20 points): LC-3 Assembly Program Analysis

1. (10 points) The following LC-3 program implements a guessing game. Complete the flowchart on the right for the same program.

|  | . ORIG | x3000 |
| :---: | :---: | :---: |
| OUTER | LEA | R0, GUESS |
|  | PUTS |  |
|  | LEA | R1, SECRET |
| INNER | LDR | R2, R1, \#0 |
|  | BRz | DONE |
|  | ADD | R1, R1, \#1 |
|  | GETC |  |
|  | OUT |  |
|  | NOT | R0, R0 |
|  | ADD | R0, R0, \#1 |
|  | ADD | R0, R0, R2 |
|  | BRz | INNER |
|  | LD | R0, NEWLINE |
|  | OUT |  |
|  | BRnzp | OUTER |
| DONE | HALT |  |
| NEWLINE | . FILL | x0A |
| SECRET | .STRINGZ | "BYTE" |
| GUESS | .STRINGZ | "Guess: " |
|  | . END |  |

2. (10 points) Write down exactly what this program prints to screen when the user runs the program and enters BITBYTE using a keyboard. Note that GETC inputs a character from the keyboard but does not print anything to the screen.

## Problem 7 (22 points): LC-3 Machine Code Debugging

1. (2 points) Define the Hamming weight of a value to be the number of 1 s in its binary representation.

Write down the Hamming weight of the 16 -bit value xECEB as a decimal number:
2. (20 points) The snippet of LC-3 machine code shown below is intended to compute the Hamming weight of a 16 -bit value that is already provided in R1. The register usage is described now.

R1: initially contains the 16-bit value
R2: is used as a loop variable
R3: will contain the result (Hamming weight of the initial value in R1)
Unfortunately, there is exactly 1 bit in error in each LC-3 machine code instruction. First translate the original machine code exactly into original assembly code (leaving the errors in). Then debug the machine code by circling the bit error in each line and writing down the corrected assembly code. The first three lines and the last line have been completed for you.

| Original Machine Code | Original Assembly Code |  | Corrected Assembly Code |  |
| :---: | :---: | :---: | :---: | :---: |
| ®01 010010100000 | ADD | R2, R2, \#0 | AND | R2, R2, \#0 |
| 00010100101 (11111 | ADD | R2, R2, \#-1 | ADD | R2, R2, \#15 |
| 0101 (1)11 011100000 | AND | R7, R3, \#0 | AND | R3, R3, \#0 |
| 0101001001100000 |  |  |  |  |
| 0000011000000000 |  |  |  |  |
| 0001011010100001 |  |  |  |  |
| 0001001001100001 |  |  |  |  |
| 0001010010111101 |  |  |  |  |
| 0000111111111010 | BRnzp | \#-6 | BRzp | \#-6 |




NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

ADD

| 11 0001 1 | DR | SR1 | 0 | 00 | SR2 | ADD DR, SR1, SR2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

ADD

$\mathrm{DR} \leftarrow \mathrm{SR} 1+\mathrm{SEXT}(\mathrm{imm} 5)$, Setcc
AND

| $1{ }^{1} 1$ | 1 | 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0101 | DR | SR1 | 0 | 00 | SR2 |
| 1 | 1 | 1 | 1 | 1 | 1 |

AND DR, SR1, SR2

LC-3 Instructions
AND DR, SR1, imm5
AND

$\mathrm{DR} \leftarrow \mathrm{SR} 1$ AND SEXT (imm5), Setcc
BR


JMP

$\mathrm{PC} \leftarrow$ BaseR
JSR
 JSR PCoffset11
$\mathrm{R} 7 \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{SEXT}$ (PCoffset11)
TRAP
 TRAP trapvect8
$\mathrm{R} 7 \leftarrow \mathrm{PC}, \mathrm{PC} \leftarrow \mathrm{M}[$ ZEXT (trapvect8)]

LD $\square$ LD DR, PCoffset9 $D R \leftarrow M[P C+S E X T(P C o f f s e t 9)]$, Setcc

LDI

| 1010 | DR | PCoffset9 |
| :---: | :---: | :---: | LDI DR, PCoffset9

$D R \leftarrow M[M[P C+S E X T(P C o f f s e t 9)]]$, Setcc
LDR

| 1,1 | 1 | 1 |  |
| :---: | :---: | :---: | :---: |
| 0110 | DR | BaseR | offset6 |

LDR DR, BaseR, offset6
DR $\leftarrow$ M[BaseR + SEXT(offset6)], Setcc
LEA $\square$ LEA DR, PCoffset9
$\mathrm{DR} \leftarrow \mathrm{PC}+\mathrm{SEXT}$ (PCoffset9), Setcc
NOT $\square$
DR $\leftarrow$ NOT SR, Setcc

ST
 ST SR, PCoffset9

M $[P C+$ SEXT $($ PCoffset 9$)] \leftarrow$ SR
STI
 STI SR, PCoffset9

M[M[PC + SEXT(PCoffset9) $]] \leftarrow$ SR
STR
 STR SR, BaseR, offset6

| LD.MAR | $=1$, MAR is loaded |
| ---: | :--- |
| LD.MDR | $=1$, MDR is loaded |
| LD.IR | $=1$, IR is loaded |
| LD.PC | $=1$, PC is loaded |
| LD.REG | $=1$, register file is loaded |
| LD.BEN | $=1$, updates Branch Enable (BEN) bit |


| LD.CC | $=1$, updates status bits from system bus |
| ---: | :--- |
| GateMARMUX | $=1$, MARMUX output is put onto system bus |
| GateMDR | $=1$, MDR contents are put onto system bus |
| GateALU | $=1$, ALU output is put onto system bus |
| GatePC | $=1$, PC contents are put onto system bus |

MIO.EN $\left\{\begin{array}{l}=1, \begin{array}{l}\text { Enables memory, } \\ \text { chooses memory output for MDR input } \\ =0, \\ \text { Disables memory, } \\ \text { chooses system bus for MDR input }\end{array}\end{array}\right.$

ADDR2MUX $\left\{\begin{array}{l}=00, \text { chooses " } 0 \ldots .00 " \\ =01, \text { chooses } \operatorname{SEXT} \text { IR }[5: 0] \\ =10, \text { chooses SEXT IR[8:0] } \\ =11, \text { chooses SEXT IR[10:0] }\end{array}\right.$
ALUK $\left\{\begin{array}{l}=00, \text { ADD } \\ =01, \text { AND } \\ =10, \text { NOT A } \\ =11, \text { PASS A }\end{array}\right.$
DRMUX $\left\{\begin{array}{l}=00, \text { chooses IR[11:9] } \\ =01, \text { chooses "111" } \\ =10, \text { chooses "110" }\end{array}\right.$

SR1MUX $\left\{\begin{array}{l}=00, \text { chooses } \operatorname{RR}[11: 9] \\ =01, \text { chooses } \operatorname{RR}[8: 6] \\ =10, \text { chooses "110" }\end{array}\right.$


